diff options
author | Marc Kleine-Budde <mkl@pengutronix.de> | 2011-06-30 19:36:54 +0200 |
---|---|---|
committer | Sascha Hauer <s.hauer@pengutronix.de> | 2011-07-29 12:10:38 +0200 |
commit | 672b286a7f7513e18ec081a66a28df0a165438e2 (patch) | |
tree | da0b1df46261411678dc601aca1d2e71846ccc37 /arch/arm/boards/eukrea_cpuimx51 | |
parent | a6aefdeaee00c40ec4e1ed0bbd0931719a52819e (diff) | |
download | barebox-672b286a7f7513e18ec081a66a28df0a165438e2.tar.gz barebox-672b286a7f7513e18ec081a66a28df0a165438e2.tar.xz |
mx51: rename clock-imx51.h -> clock-imx51_53.h
...and update all users. The header file can be used on mx51 and mx53.
Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/boards/eukrea_cpuimx51')
-rw-r--r-- | arch/arm/boards/eukrea_cpuimx51/lowlevel_init.S | 110 |
1 files changed, 55 insertions, 55 deletions
diff --git a/arch/arm/boards/eukrea_cpuimx51/lowlevel_init.S b/arch/arm/boards/eukrea_cpuimx51/lowlevel_init.S index 793104c7c2..0b3726f6d5 100644 --- a/arch/arm/boards/eukrea_cpuimx51/lowlevel_init.S +++ b/arch/arm/boards/eukrea_cpuimx51/lowlevel_init.S @@ -19,29 +19,29 @@ #include <config.h> #include <mach/imx-regs.h> -#include <mach/clock-imx51.h> +#include <mach/clock-imx51_53.h> #define ROM_SI_REV_OFFSET 0x48 .macro setup_pll pll, freq ldr r2, =\pll ldr r1, =0x00001232 - str r1, [r2, #MX51_PLL_DP_CTL] /* Set DPLL ON (set UPEN bit): BRMO=1 */ + str r1, [r2, #MX5_PLL_DP_CTL] /* Set DPLL ON (set UPEN bit): BRMO=1 */ mov r1, #0x2 - str r1, [r2, #MX51_PLL_DP_CONFIG] /* Enable auto-restart AREN bit */ + str r1, [r2, #MX5_PLL_DP_CONFIG] /* Enable auto-restart AREN bit */ - str r3, [r2, #MX51_PLL_DP_OP] - str r3, [r2, #MX51_PLL_DP_HFS_OP] + str r3, [r2, #MX5_PLL_DP_OP] + str r3, [r2, #MX5_PLL_DP_HFS_OP] - str r4, [r2, #MX51_PLL_DP_MFD] - str r4, [r2, #MX51_PLL_DP_HFS_MFD] + str r4, [r2, #MX5_PLL_DP_MFD] + str r4, [r2, #MX5_PLL_DP_HFS_MFD] - str r5, [r2, #MX51_PLL_DP_MFN] - str r5, [r2, #MX51_PLL_DP_HFS_MFN] + str r5, [r2, #MX5_PLL_DP_MFN] + str r5, [r2, #MX5_PLL_DP_HFS_MFN] ldr r1, =0x00001232 - str r1, [r2, #MX51_PLL_DP_CTL] -1: ldr r1, [r2, #MX51_PLL_DP_CTL] + str r1, [r2, #MX5_PLL_DP_CTL] +1: ldr r1, [r2, #MX5_PLL_DP_CTL] ands r1, r1, #0x1 beq 1b .endm @@ -80,67 +80,67 @@ board_init_lowlevel: /* Gate of clocks to the peripherals first */ ldr r1, =0x3FFFFFFF - str r1, [r0, #MX51_CCM_CCGR0] + str r1, [r0, #MX5_CCM_CCGR0] ldr r1, =0x0 - str r1, [r0, #MX51_CCM_CCGR1] - str r1, [r0, #MX51_CCM_CCGR2] - str r1, [r0, #MX51_CCM_CCGR3] + str r1, [r0, #MX5_CCM_CCGR1] + str r1, [r0, #MX5_CCM_CCGR2] + str r1, [r0, #MX5_CCM_CCGR3] ldr r1, =0x00030000 - str r1, [r0, #MX51_CCM_CCGR4] + str r1, [r0, #MX5_CCM_CCGR4] ldr r1, =0x00FFF030 - str r1, [r0, #MX51_CCM_CCGR5] + str r1, [r0, #MX5_CCM_CCGR5] ldr r1, =0x00000300 - str r1, [r0, #MX51_CCM_CCGR6] + str r1, [r0, #MX5_CCM_CCGR6] /* Disable IPU and HSC dividers */ mov r1, #0x60000 - str r1, [r0, #MX51_CCM_CCDR] + str r1, [r0, #MX5_CCM_CCDR] #ifdef IMX51_TO_2 /* Make sure to switch the DDR away from PLL 1 */ ldr r1, =0x19239145 - str r1, [r0, #MX51_CCM_CBCDR] + str r1, [r0, #MX5_CCM_CBCDR] /* make sure divider effective */ -1: ldr r1, [r0, #MX51_CCM_CDHIPR] +1: ldr r1, [r0, #MX5_CCM_CDHIPR] cmp r1, #0x0 bne 1b #endif /* Switch ARM to step clock */ mov r1, #0x4 - str r1, [r0, #MX51_CCM_CCSR] + str r1, [r0, #MX5_CCM_CCSR] - mov r3, #MX51_PLL_DP_OP_800 - mov r4, #MX51_PLL_DP_MFD_800 - mov r5, #MX51_PLL_DP_MFN_800 + mov r3, #MX5_PLL_DP_OP_800 + mov r4, #MX5_PLL_DP_MFD_800 + mov r5, #MX5_PLL_DP_MFN_800 setup_pll MX51_PLL1_BASE_ADDR - mov r3, #MX51_PLL_DP_OP_665 - mov r4, #MX51_PLL_DP_MFD_665 - mov r5, #MX51_PLL_DP_MFN_665 + mov r3, #MX5_PLL_DP_OP_665 + mov r4, #MX5_PLL_DP_MFD_665 + mov r5, #MX5_PLL_DP_MFN_665 setup_pll MX51_PLL3_BASE_ADDR /* Switch peripheral to PLL 3 */ ldr r1, =0x000010C0 - str r1, [r0, #MX51_CCM_CBCMR] + str r1, [r0, #MX5_CCM_CBCMR] ldr r1, =0x13239145 - str r1, [r0, #MX51_CCM_CBCDR] + str r1, [r0, #MX5_CCM_CBCDR] - mov r3, #MX51_PLL_DP_OP_665 - mov r4, #MX51_PLL_DP_MFD_665 - mov r5, #MX51_PLL_DP_MFN_665 + mov r3, #MX5_PLL_DP_OP_665 + mov r4, #MX5_PLL_DP_MFD_665 + mov r5, #MX5_PLL_DP_MFN_665 setup_pll MX51_PLL2_BASE_ADDR /* Switch peripheral to PLL2 */ ldr r1, =0x19239145 - str r1, [r0, #MX51_CCM_CBCDR] + str r1, [r0, #MX5_CCM_CBCDR] ldr r1, =0x000020C0 - str r1, [r0, #MX51_CCM_CBCMR] + str r1, [r0, #MX5_CCM_CBCMR] - mov r3, #MX51_PLL_DP_OP_216 - mov r4, #MX51_PLL_DP_MFD_216 - mov r5, #MX51_PLL_DP_MFN_216 + mov r3, #MX5_PLL_DP_OP_216 + mov r4, #MX5_PLL_DP_MFD_216 + mov r5, #MX5_PLL_DP_MFN_216 setup_pll MX51_PLL3_BASE_ADDR /* Set the platform clock dividers */ @@ -154,52 +154,52 @@ board_init_lowlevel: cmp r3, #0x10 movls r1, #0x1 movhi r1, #0 - str r1, [r0, #MX51_CCM_CACRR] + str r1, [r0, #MX5_CCM_CACRR] /* Switch ARM back to PLL 1 */ mov r1, #0 - str r1, [r0, #MX51_CCM_CCSR] + str r1, [r0, #MX5_CCM_CCSR] /* setup the rest */ /* Use lp_apm (24MHz) source for perclk */ #ifdef IMX51_TO_2 ldr r1, =0x000020C2 - str r1, [r0, #MX51_CCM_CBCMR] + str r1, [r0, #MX5_CCM_CBCMR] // ddr clock from PLL 1, all perclk dividers are 1 since using 24MHz ldr r1, =0x59239100 - str r1, [r0, #MX51_CCM_CBCDR] + str r1, [r0, #MX5_CCM_CBCDR] #else ldr r1, =0x0000E3C2 - str r1, [r0, #MX51_CCM_CBCMR] + str r1, [r0, #MX5_CCM_CBCMR] // emi=ahb, all perclk dividers are 1 since using 24MHz // DDR divider=6 to have 665/6=110MHz ldr r1, =0x013B9100 - str r1, [r0, #MX51_CCM_CBCDR] + str r1, [r0, #MX5_CCM_CBCDR] #endif /* Restore the default values in the Gate registers */ ldr r1, =0xFFFFFFFF - str r1, [r0, #MX51_CCM_CCGR0] - str r1, [r0, #MX51_CCM_CCGR1] - str r1, [r0, #MX51_CCM_CCGR2] - str r1, [r0, #MX51_CCM_CCGR3] - str r1, [r0, #MX51_CCM_CCGR4] - str r1, [r0, #MX51_CCM_CCGR5] - str r1, [r0, #MX51_CCM_CCGR6] + str r1, [r0, #MX5_CCM_CCGR0] + str r1, [r0, #MX5_CCM_CCGR1] + str r1, [r0, #MX5_CCM_CCGR2] + str r1, [r0, #MX5_CCM_CCGR3] + str r1, [r0, #MX5_CCM_CCGR4] + str r1, [r0, #MX5_CCM_CCGR5] + str r1, [r0, #MX5_CCM_CCGR6] /* Use PLL 2 for UART's, get 66.5MHz from it */ ldr r1, =0xA5A2A020 - str r1, [r0, #MX51_CCM_CSCMR1] + str r1, [r0, #MX5_CCM_CSCMR1] ldr r1, =0x00C30321 - str r1, [r0, #MX51_CCM_CSCDR1] + str r1, [r0, #MX5_CCM_CSCDR1] /* make sure divider effective */ - 1: ldr r1, [r0, #MX51_CCM_CDHIPR] + 1: ldr r1, [r0, #MX5_CCM_CDHIPR] cmp r1, #0x0 bne 1b mov r1, #0x0 - str r1, [r0, #MX51_CCM_CCDR] + str r1, [r0, #MX5_CCM_CCDR] writel(0x1, 0x73fa8074) ldr r0, =0x73f88000 |