summaryrefslogtreecommitdiffstats
path: root/arch/arm/cpu/start.c
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2023-05-11 12:02:54 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2023-05-22 12:38:17 +0200
commit3453d482d52a2dd44e4020f15a42fe67881d8fc8 (patch)
treef30fec67512ba3ecfd54970901430665a4ba983d /arch/arm/cpu/start.c
parent1f1413322b571f34242570100832729759e101e9 (diff)
downloadbarebox-3453d482d52a2dd44e4020f15a42fe67881d8fc8.tar.gz
barebox-3453d482d52a2dd44e4020f15a42fe67881d8fc8.tar.xz
ARM: drop cache function initialization
We need a call to arm_set_cache_functions() before the cache maintenance functions can be used. Drop this call and just pick the correct functions on the first call. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Reviewed-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Diffstat (limited to 'arch/arm/cpu/start.c')
-rw-r--r--arch/arm/cpu/start.c4
1 files changed, 1 insertions, 3 deletions
diff --git a/arch/arm/cpu/start.c b/arch/arm/cpu/start.c
index 62b2054dd6..4841ee6043 100644
--- a/arch/arm/cpu/start.c
+++ b/arch/arm/cpu/start.c
@@ -170,9 +170,7 @@ __noreturn __no_sanitize_address void barebox_non_pbl_start(unsigned long membas
if (IS_ENABLED(CONFIG_MMU_EARLY)) {
unsigned long ttb = arm_mem_ttb(endmem);
- if (IS_ENABLED(CONFIG_PBL_IMAGE)) {
- arm_set_cache_functions();
- } else {
+ if (!IS_ENABLED(CONFIG_PBL_IMAGE)) {
pr_debug("enabling MMU, ttb @ 0x%08lx\n", ttb);
arm_early_mmu_cache_invalidate();
mmu_early_enable(membase, memsize - OPTEE_SIZE, ttb);