summaryrefslogtreecommitdiffstats
path: root/arch/arm/include
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2018-03-08 21:00:02 +0100
committerSascha Hauer <s.hauer@pengutronix.de>2018-03-21 12:23:03 +0100
commit44eaf1dd75a4626bed924422914f6f1593be697a (patch)
tree11fcaf2265772daae6dc7ef15354d1bda3c937ab /arch/arm/include
parent9738c67932f72083074e15f77ca803ec3f0b2b16 (diff)
downloadbarebox-44eaf1dd75a4626bed924422914f6f1593be697a.tar.gz
barebox-44eaf1dd75a4626bed924422914f6f1593be697a.tar.xz
ARM: aarch64: cache: Add v8_inv_dcache_range
implement v8_flush_dcache_range based on v8_inv_dcache_range. While at it add a prototype for v8_inv_dcache_range. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/include')
-rw-r--r--arch/arm/include/asm/cache.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/include/asm/cache.h b/arch/arm/include/asm/cache.h
index 406a9d5d99..503bf8a0f7 100644
--- a/arch/arm/include/asm/cache.h
+++ b/arch/arm/include/asm/cache.h
@@ -5,6 +5,8 @@
extern void v8_invalidate_icache_all(void);
void v8_flush_dcache_all(void);
void v8_invalidate_dcache_all(void);
+void v8_flush_dcache_range(unsigned long start, unsigned long end);
+void v8_inv_dcache_range(unsigned long start, unsigned long end);
#endif
static inline void icache_invalidate(void)