summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-imx/imx27.c
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2012-10-17 08:49:18 +0200
committerSascha Hauer <s.hauer@pengutronix.de>2012-10-17 08:49:18 +0200
commit09efce4ad3c08b89291cedffa054e03ef44f521a (patch)
tree07e7d004f1962020401e62750597dfb4028f3af5 /arch/arm/mach-imx/imx27.c
parente6f224a55358f3a979434457c78df8fd0303bdff (diff)
parentf36c7921091090996a9045142624c3b0c4a0160c (diff)
downloadbarebox-09efce4ad3c08b89291cedffa054e03ef44f521a.tar.gz
barebox-09efce4ad3c08b89291cedffa054e03ef44f521a.tar.xz
Merge branch 'for-next/imx-work' into for-next/imx
Conflicts: arch/arm/mach-imx/imx1.c Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch/arm/mach-imx/imx27.c')
-rw-r--r--arch/arm/mach-imx/imx27.c36
1 files changed, 33 insertions, 3 deletions
diff --git a/arch/arm/mach-imx/imx27.c b/arch/arm/mach-imx/imx27.c
index ad5edd785f..a0a510f5ab 100644
--- a/arch/arm/mach-imx/imx27.c
+++ b/arch/arm/mach-imx/imx27.c
@@ -12,15 +12,40 @@
*/
#include <common.h>
-#include <mach/imx-regs.h>
+#include <mach/imx27-regs.h>
#include <mach/weim.h>
+#include <mach/iomux-v1.h>
#include <sizes.h>
+#include <mach/revision.h>
+#include <mach/generic.h>
#include <init.h>
#include <io.h>
-int imx_silicon_revision(void)
+static int imx27_silicon_revision(void)
{
- return CID >> 28;
+ uint32_t val;
+ int rev;
+
+ val = readl(MX27_SYSCTRL_BASE_ADDR);
+
+ switch (val >> 28) {
+ case 0:
+ rev = IMX_CHIP_REV_1_0;
+ break;
+ case 1:
+ rev = IMX_CHIP_REV_2_0;
+ break;
+ case 2:
+ rev = IMX_CHIP_REV_2_1;
+ break;
+ default:
+ rev = IMX_CHIP_REV_UNKNOWN;
+ break;
+ }
+
+ imx_set_silicon_revision("i.MX27", rev);
+
+ return 0;
}
void imx27_setup_weimcs(size_t cs, unsigned upper, unsigned lower,
@@ -73,6 +98,11 @@ static void imx27_init_max(void)
static int imx27_init(void)
{
+ imx27_silicon_revision();
+ imx_27_boot_save_loc((void *)MX27_SYSCTRL_BASE_ADDR);
+
+ imx_iomuxv1_init((void *)MX27_GPIO1_BASE_ADDR);
+
add_generic_device("imx_iim", 0, NULL, MX27_IIM_BASE_ADDR, SZ_4K,
IORESOURCE_MEM, NULL);