summaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorChristian Hemp <c.hemp@phytec.de>2015-01-26 08:56:32 +0100
committerSascha Hauer <s.hauer@pengutronix.de>2015-01-28 09:44:09 +0100
commitcf6626da3e0eaf2afbbdcc5a3f384a7b1f19dff7 (patch)
treecc9b4e7060b07fe813713058ec1dc605536a71a4 /arch
parentff0b8822d4c31766bdf1fb1a62d4cd04a9731545 (diff)
downloadbarebox-cf6626da3e0eaf2afbbdcc5a3f384a7b1f19dff7.tar.gz
barebox-cf6626da3e0eaf2afbbdcc5a3f384a7b1f19dff7.tar.xz
ARM: phyFLEX-i.MX6: Add support for 1GB on 1 bank
Add support phyFLEX-i.MX6 SOM with 1GB on one ram bank Signed-off-by: Christian Hemp <c.hemp@phytec.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/boards/phytec-phyflex-imx6/flash-header-phytec-pfla02-1gib-1bank.imxcfg8
-rw-r--r--arch/arm/boards/phytec-phyflex-imx6/lowlevel.c1
2 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/boards/phytec-phyflex-imx6/flash-header-phytec-pfla02-1gib-1bank.imxcfg b/arch/arm/boards/phytec-phyflex-imx6/flash-header-phytec-pfla02-1gib-1bank.imxcfg
new file mode 100644
index 0000000000..e414b6e612
--- /dev/null
+++ b/arch/arm/boards/phytec-phyflex-imx6/flash-header-phytec-pfla02-1gib-1bank.imxcfg
@@ -0,0 +1,8 @@
+#define SETUP_MDCFG0 \
+ wm 32 0x021b000c 0x565c9b85
+
+#define SETUP_1GIB_2GIB_4GIB \
+ wm 32 0x021b0040 0x00000027; \
+ wm 32 0x021b0000 0x831a0000
+
+#include "flash-header-phytec-pfla02.h"
diff --git a/arch/arm/boards/phytec-phyflex-imx6/lowlevel.c b/arch/arm/boards/phytec-phyflex-imx6/lowlevel.c
index dbd264aed2..ee6d7fb262 100644
--- a/arch/arm/boards/phytec-phyflex-imx6/lowlevel.c
+++ b/arch/arm/boards/phytec-phyflex-imx6/lowlevel.c
@@ -90,6 +90,7 @@ static void __noreturn start_imx6_phytec_common(uint32_t size,
}
PHYTEC_ENTRY(start_phytec_pbab01_1gib, imx6q_phytec_pbab01, SZ_1G, true);
+PHYTEC_ENTRY(start_phytec_pbab01_1gib_1bank, imx6q_phytec_pbab01, SZ_1G, true);
PHYTEC_ENTRY(start_phytec_pbab01_2gib, imx6q_phytec_pbab01, SZ_2G, true);
PHYTEC_ENTRY(start_phytec_pbab01_4gib, imx6q_phytec_pbab01, SZ_4G, true);
PHYTEC_ENTRY(start_phytec_pbab01dl_1gib, imx6dl_phytec_pbab01, SZ_1G, false);