diff options
author | Sascha Hauer <s.hauer@pengutronix.de> | 2015-07-14 10:12:09 +0200 |
---|---|---|
committer | Sascha Hauer <s.hauer@pengutronix.de> | 2015-07-16 09:46:02 +0200 |
commit | 4d6665c33a036052fbff0ceb8ea15f7cd6ebbf9e (patch) | |
tree | ba762183af7cf48b4a6734009ad28169e2875e8e /drivers/spi | |
parent | 3448353a9d4ff99b6cde42ab2b77a32692b6c3c4 (diff) | |
download | barebox-4d6665c33a036052fbff0ceb8ea15f7cd6ebbf9e.tar.gz barebox-4d6665c33a036052fbff0ceb8ea15f7cd6ebbf9e.tar.xz |
spi: i.MX: move register defines to include/
The register defines will be used by the SPI xload code, so move
them to a place where the xload code can include them.
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'drivers/spi')
-rw-r--r-- | drivers/spi/imx_spi.c | 80 |
1 files changed, 1 insertions, 79 deletions
diff --git a/drivers/spi/imx_spi.c b/drivers/spi/imx_spi.c index be6a4fd592..6805d22a75 100644 --- a/drivers/spi/imx_spi.c +++ b/drivers/spi/imx_spi.c @@ -18,6 +18,7 @@ #include <init.h> #include <driver.h> #include <spi/spi.h> +#include <spi/imx-spi.h> #include <xfuncs.h> #include <io.h> #include <of.h> @@ -31,85 +32,6 @@ #include <linux/err.h> #include <clock.h> -#define CSPI_0_0_RXDATA 0x00 -#define CSPI_0_0_TXDATA 0x04 -#define CSPI_0_0_CTRL 0x08 -#define CSPI_0_0_INT 0x0C -#define CSPI_0_0_DMA 0x18 -#define CSPI_0_0_STAT 0x0C -#define CSPI_0_0_PERIOD 0x14 -#define CSPI_0_0_TEST 0x10 -#define CSPI_0_0_RESET 0x1C - -#define CSPI_0_0_CTRL_ENABLE (1 << 10) -#define CSPI_0_0_CTRL_MASTER (1 << 11) -#define CSPI_0_0_CTRL_XCH (1 << 9) -#define CSPI_0_0_CTRL_LOWPOL (1 << 5) -#define CSPI_0_0_CTRL_PHA (1 << 6) -#define CSPI_0_0_CTRL_SSCTL (1 << 7) -#define CSPI_0_0_CTRL_HIGHSSPOL (1 << 8) -#define CSPI_0_0_CTRL_CS(x) (((x) & 0x3) << 19) -#define CSPI_0_0_CTRL_BITCOUNT(x) (((x) & 0x1f) << 0) -#define CSPI_0_0_CTRL_DATARATE(x) (((x) & 0x7) << 14) - -#define CSPI_0_0_CTRL_MAXDATRATE 0x10 -#define CSPI_0_0_CTRL_DATAMASK 0x1F -#define CSPI_0_0_CTRL_DATASHIFT 14 - -#define CSPI_0_0_STAT_TE (1 << 0) -#define CSPI_0_0_STAT_TH (1 << 1) -#define CSPI_0_0_STAT_TF (1 << 2) -#define CSPI_0_0_STAT_RR (1 << 4) -#define CSPI_0_0_STAT_RH (1 << 5) -#define CSPI_0_0_STAT_RF (1 << 6) -#define CSPI_0_0_STAT_RO (1 << 7) - -#define CSPI_0_0_PERIOD_32KHZ (1 << 15) - -#define CSPI_0_0_TEST_LBC (1 << 14) - -#define CSPI_0_0_RESET_START (1 << 0) - -#define CSPI_0_7_RXDATA 0x00 -#define CSPI_0_7_TXDATA 0x04 -#define CSPI_0_7_CTRL 0x08 -#define CSPI_0_7_CTRL_ENABLE (1 << 0) -#define CSPI_0_7_CTRL_MASTER (1 << 1) -#define CSPI_0_7_CTRL_XCH (1 << 2) -#define CSPI_0_7_CTRL_POL (1 << 4) -#define CSPI_0_7_CTRL_PHA (1 << 5) -#define CSPI_0_7_CTRL_SSCTL (1 << 6) -#define CSPI_0_7_CTRL_SSPOL (1 << 7) -#define CSPI_0_7_CTRL_CS_SHIFT 12 -#define CSPI_0_7_CTRL_DR_SHIFT 16 -#define CSPI_0_7_CTRL_BL_SHIFT 20 -#define CSPI_0_7_STAT 0x14 -#define CSPI_0_7_STAT_RR (1 << 3) - -#define CSPI_2_3_RXDATA 0x00 -#define CSPI_2_3_TXDATA 0x04 -#define CSPI_2_3_CTRL 0x08 -#define CSPI_2_3_CTRL_ENABLE (1 << 0) -#define CSPI_2_3_CTRL_XCH (1 << 2) -#define CSPI_2_3_CTRL_MODE(cs) (1 << ((cs) + 4)) -#define CSPI_2_3_CTRL_POSTDIV_OFFSET 8 -#define CSPI_2_3_CTRL_PREDIV_OFFSET 12 -#define CSPI_2_3_CTRL_CS(cs) ((cs) << 18) -#define CSPI_2_3_CTRL_BL_OFFSET 20 - -#define CSPI_2_3_CONFIG 0x0c -#define CSPI_2_3_CONFIG_SCLKPHA(cs) (1 << ((cs) + 0)) -#define CSPI_2_3_CONFIG_SCLKPOL(cs) (1 << ((cs) + 4)) -#define CSPI_2_3_CONFIG_SBBCTRL(cs) (1 << ((cs) + 8)) -#define CSPI_2_3_CONFIG_SSBPOL(cs) (1 << ((cs) + 12)) - -#define CSPI_2_3_INT 0x10 -#define CSPI_2_3_INT_TEEN (1 << 0) -#define CSPI_2_3_INT_RREN (1 << 3) - -#define CSPI_2_3_STAT 0x18 -#define CSPI_2_3_STAT_RR (1 << 3) - struct imx_spi { struct spi_master master; int *cs_array; |