summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/phy/fsl,imx8-pcie-phy.yaml
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/phy/fsl,imx8-pcie-phy.yaml')
-rw-r--r--dts/Bindings/phy/fsl,imx8-pcie-phy.yaml16
1 files changed, 13 insertions, 3 deletions
diff --git a/dts/Bindings/phy/fsl,imx8-pcie-phy.yaml b/dts/Bindings/phy/fsl,imx8-pcie-phy.yaml
index 0af765ba27..182a219387 100644
--- a/dts/Bindings/phy/fsl,imx8-pcie-phy.yaml
+++ b/dts/Bindings/phy/fsl,imx8-pcie-phy.yaml
@@ -16,6 +16,7 @@ properties:
compatible:
enum:
- fsl,imx8mm-pcie-phy
+ - fsl,imx8mp-pcie-phy
reg:
maxItems: 1
@@ -28,11 +29,16 @@ properties:
- const: ref
resets:
- maxItems: 1
+ minItems: 1
+ maxItems: 2
reset-names:
- items:
- - const: pciephy
+ oneOf:
+ - items: # for iMX8MM
+ - const: pciephy
+ - items: # for IMX8MP
+ - const: pciephy
+ - const: perst
fsl,refclk-pad-mode:
description: |
@@ -60,6 +66,10 @@ properties:
description: A boolean property indicating the CLKREQ# signal is
not supported in the board design (optional)
+ power-domains:
+ description: PCIe PHY power domain (optional).
+ maxItems: 1
+
required:
- "#phy-cells"
- compatible