summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/phy/rockchip,pcie3-phy.yaml
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/phy/rockchip,pcie3-phy.yaml')
-rw-r--r--dts/Bindings/phy/rockchip,pcie3-phy.yaml33
1 files changed, 28 insertions, 5 deletions
diff --git a/dts/Bindings/phy/rockchip,pcie3-phy.yaml b/dts/Bindings/phy/rockchip,pcie3-phy.yaml
index 9f2d8d2cc7..c4fbffcde6 100644
--- a/dts/Bindings/phy/rockchip,pcie3-phy.yaml
+++ b/dts/Bindings/phy/rockchip,pcie3-phy.yaml
@@ -13,19 +13,18 @@ properties:
compatible:
enum:
- rockchip,rk3568-pcie3-phy
+ - rockchip,rk3588-pcie3-phy
reg:
maxItems: 1
clocks:
- minItems: 3
+ minItems: 1
maxItems: 3
clock-names:
- items:
- - const: refclk_m
- - const: refclk_n
- - const: pclk
+ minItems: 1
+ maxItems: 3
data-lanes:
description: which lanes (by position) should be mapped to which
@@ -61,6 +60,30 @@ required:
- rockchip,phy-grf
- "#phy-cells"
+allOf:
+ - if:
+ properties:
+ compatible:
+ enum:
+ - rockchip,rk3588-pcie3-phy
+ then:
+ properties:
+ clocks:
+ maxItems: 1
+ clock-names:
+ items:
+ - const: pclk
+ else:
+ properties:
+ clocks:
+ minItems: 3
+
+ clock-names:
+ items:
+ - const: refclk_m
+ - const: refclk_n
+ - const: pclk
+
additionalProperties: false
examples: