summaryrefslogtreecommitdiffstats
path: root/dts/src/arm64/xilinx/zynqmp-zc1275-revA.dts
diff options
context:
space:
mode:
Diffstat (limited to 'dts/src/arm64/xilinx/zynqmp-zc1275-revA.dts')
-rw-r--r--dts/src/arm64/xilinx/zynqmp-zc1275-revA.dts18
1 files changed, 17 insertions, 1 deletions
diff --git a/dts/src/arm64/xilinx/zynqmp-zc1275-revA.dts b/dts/src/arm64/xilinx/zynqmp-zc1275-revA.dts
index 66a90483b0..e971ba8c14 100644
--- a/dts/src/arm64/xilinx/zynqmp-zc1275-revA.dts
+++ b/dts/src/arm64/xilinx/zynqmp-zc1275-revA.dts
@@ -2,7 +2,7 @@
/*
* dts file for Xilinx ZynqMP ZC1275
*
- * (C) Copyright 2017 - 2019, Xilinx, Inc.
+ * (C) Copyright 2017 - 2021, Xilinx, Inc.
*
* Michal Simek <michal.simek@xilinx.com>
* Siva Durga Prasad Paladugu <sivadur@xilinx.com>
@@ -20,6 +20,7 @@
aliases {
serial0 = &uart0;
serial1 = &dcc;
+ spi0 = &qspi;
};
chosen {
@@ -37,6 +38,21 @@
status = "okay";
};
+&gpio {
+ status = "okay";
+};
+
+&qspi {
+ status = "okay";
+ flash@0 {
+ compatible = "m25p80", "jedec,spi-nor";
+ reg = <0x0>;
+ spi-tx-bus-width = <1>;
+ spi-rx-bus-width = <4>;
+ spi-max-frequency = <108000000>;
+ };
+};
+
&uart0 {
status = "okay";
};