index
:
barebox
master
next
barebox master repository
Pengutronix
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
pci
/
pcie-designware.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
PCI: dwc: Replace lower into upper case characters
Andrey Smirnov
2019-01-08
1
-6
/
+6
*
PCI: Add SPDX GPL-2.0 to replace GPL v2 boilerplate
Andrey Smirnov
2019-01-08
1
-4
/
+1
*
PCI: Fix typos and whitespace errors
Andrey Smirnov
2019-01-08
1
-1
/
+1
*
PCI: dwc: designware: Make dw_pcie_prog_*_atu_unroll() static
Andrey Smirnov
2019-01-08
1
-3
/
+3
*
PCI: dwc: designware: Test PCIE_ATU_ENABLE bit specifically
Andrey Smirnov
2019-01-08
1
-1
/
+1
*
PCI: dwc: designware: Move _unroll configurations to a separate function
Andrey Smirnov
2019-01-08
1
-39
/
+59
*
PCI: dwc: all: Modify dbi accessors to access data of 4/2/1 bytes
Andrey Smirnov
2019-01-08
1
-8
/
+22
*
PCI: dwc: all: Modify dbi accessors to take dbi_base as argument
Andrey Smirnov
2019-01-08
1
-6
/
+7
*
PCI: dwc: Split pcie-designware.c into host and core files
Andrey Smirnov
2019-01-08
1
-381
/
+5
*
PCI: dwc: designware: Fix style errors in pcie-designware.c
Andrey Smirnov
2019-01-08
1
-12
/
+12
*
PCI: dwc: designware: Parse "num-lanes" property in dw_pcie_setup_rc()
Andrey Smirnov
2019-01-08
1
-7
/
+11
*
PCI: dwc: all: Split struct pcie_port into host-only and core structures
Andrey Smirnov
2019-01-08
1
-92
/
+105
*
PCI: dwc: designware: Get device pointer at the start of dw_pcie_host_init()
Andrey Smirnov
2019-01-08
1
-5
/
+6
*
PCI: dwc: all: Rename cfg_read/cfg_write to read/write
Andrey Smirnov
2019-01-08
1
-6
/
+6
*
PCI: dwc: designware: Move register defines to designware header file
Andrey Smirnov
2019-01-08
1
-72
/
+0
*
PCI: designware: Check for iATU unroll only on platforms that use ATU
Andrey Smirnov
2019-01-08
1
-5
/
+5
*
PCI: designware: Swap order of dw_pcie_writel_unroll() reg/val arguments
Andrey Smirnov
2019-01-08
1
-15
/
+15
*
PCI: designware: Uninline register accessors
Andrey Smirnov
2019-01-08
1
-2
/
+2
*
PCI: designware: Export dw_pcie_readl_rc(), dw_pcie_writel_rc()
Andrey Smirnov
2019-01-08
1
-2
/
+2
*
PCI: designware: Swap order of dw_pcie_writel_rc() reg/val arguments
Andrey Smirnov
2019-01-08
1
-23
/
+23
*
PCI: designware: Simplify pcie_host_ops.readl_rc() and .writel_rc() interfaces
Andrey Smirnov
2019-01-08
1
-2
/
+2
*
PCI: designware: Simplify dw_pcie_readl_unroll(), dw_pcie_writel_unroll()
Andrey Smirnov
2019-01-08
1
-8
/
+2
*
PCI: designware: Rename dw_pcie_valid_config() to dw_pcie_valid_device()
Andrey Smirnov
2019-01-08
1
-4
/
+4
*
PCI: designware: Exchange viewport of `MEMORYs' and `CFGs/IOs'
Andrey Smirnov
2019-01-08
1
-5
/
+5
*
PCI: designware: Keep viewport fixed for IO transaction if num_viewport > 2
Andrey Smirnov
2019-01-08
1
-7
/
+19
*
PCI: designware: Check LTSSM training bit before deciding link is up
Andrey Smirnov
2019-01-08
1
-2
/
+4
*
PCI: designware: Add iATU Unroll feature
Andrey Smirnov
2019-01-08
1
-11
/
+90
*
PCI: designware: Wait for iATU enable
Andrey Smirnov
2019-01-08
1
-2
/
+13
*
PCI: designware: Move link wait definitions to .c file
Andrey Smirnov
2019-01-08
1
-0
/
+4
*
PCI: designware: Return data directly from dw_pcie_readl_rc()
Andrey Smirnov
2019-01-08
1
-9
/
+9
*
PCI: designware: Remove incorrect RC memory base/limit configuration
Andrey Smirnov
2019-01-08
1
-8
/
+0
*
PCI: designware: Move Root Complex setup code to dw_pcie_setup_rc()
Andrey Smirnov
2019-01-08
1
-20
/
+20
*
PCI: designware: Add default link up check if sub-driver doesn't override
Andrey Smirnov
2019-01-08
1
-1
/
+9
*
PCI: designware: Add generic dw_pcie_wait_for_link()
Andrey Smirnov
2019-01-08
1
-0
/
+18
*
PCI: designware: Explain why we don't program ATU for some platforms
Andrey Smirnov
2019-01-08
1
-0
/
+5
*
PCI: designware: Make config accessor override checking symmetric
Andrey Smirnov
2019-01-08
1
-7
/
+8
*
PCI: designware: Simplify control flow
Andrey Smirnov
2019-01-08
1
-32
/
+21
*
PCI: designware: Ensure ATU is enabled before IO/conf space accesses
Andrey Smirnov
2019-01-08
1
-0
/
+8
*
PCI: designware: Make "num-lanes" an optional DT property
Andrey Smirnov
2019-01-08
1
-5
/
+7
*
PCI: designware: Require config accesses to be naturally aligned
Andrey Smirnov
2019-01-08
1
-0
/
+8
*
PCI: designware: Simplify dw_pcie_cfg_read/write() interfaces
Andrey Smirnov
2019-01-08
1
-14
/
+13
*
PCI: designware: Use exact access size in dw_pcie_cfg_read()
Andrey Smirnov
2019-01-08
1
-6
/
+8
*
PCI: designware: Fix PORT_LOGIC_LINK_WIDTH_MASK
Andrey Smirnov
2019-01-08
1
-1
/
+1
*
PCI: designware: Use iATU0 for cfg and IO, iATU1 for MEM
Andrey Smirnov
2019-01-08
1
-33
/
+46
*
PCI: designware: Consolidate outbound iATU programming functions
Andrey Smirnov
2019-01-08
1
-78
/
+43
*
PCI: imx6: simplify config access code
Lucas Stach
2015-05-01
1
-9
/
+2
*
pci: Add pcie-designware driver
Sascha Hauer
2015-03-17
1
-0
/
+564