summaryrefslogtreecommitdiffstats
path: root/drivers/pci/pcie-designware.h
Commit message (Expand)AuthorAgeFilesLines
* pci: pcie-designware: remove dra7xx quirksSascha Hauer2024-04-041-4/+1
* pci: pcie-designware: Speed up waiting for linkSascha Hauer2024-04-021-4/+0
* pci: dwc: Drop support for config space in 'ranges'Sascha Hauer2024-04-021-1/+0
* pci: pcie-designware: remove unused variableSascha Hauer2024-04-021-1/+0
* Rename struct device_d to deviceSascha Hauer2023-01-101-1/+1
* drivers: migrate "GPL-2.0" license identifiers to SPDX 2.0Roland Hieber2021-11-221-1/+1
* PCI: dwc: Sync register definitions with Linux-5.4Sascha Hauer2019-11-271-34/+51
* PCI: dwc: rename readl/writel_dbi ops to read/write_dbiSascha Hauer2019-11-271-4/+4
* PCI: dwc: Cleanup DBI,ATU read and write APIsSascha Hauer2019-11-271-9/+8
* PCI: dwc: imx6: Share PHY debug register definitionsSascha Hauer2019-11-271-0/+7
* PCI: dwc: Fix ATU identification for designware version >= 4.80Sascha Hauer2019-11-271-0/+1
* PCI: dwc: Make use of BIT() in constant definitionsSascha Hauer2019-11-271-6/+6
* PCI: dwc: Add dw_pcie_disable_atu()Sascha Hauer2019-11-271-0/+8
* PCI: dwc: Don't hard-code DBI/ATU offsetSascha Hauer2019-11-271-1/+21
* PCI: dwc: Constify dw_pcie_host_ops structuresAndrey Smirnov2019-01-081-1/+1
* PCI: dwc: Add accessors for write permission of DBIAndrey Smirnov2019-01-081-0/+26
* PCI: dwc: designware: Handle ->host_init() failuresAndrey Smirnov2019-01-081-1/+1
* PCI: Add SPDX GPL-2.0 to replace GPL v2 boilerplateAndrey Smirnov2019-01-081-4/+1
* PCI: Fix typos and whitespace errorsAndrey Smirnov2019-01-081-1/+1
* PCI: dwc: all: Modify dbi accessors to access data of 4/2/1 bytesAndrey Smirnov2019-01-081-6/+9
* PCI: dwc: all: Modify dbi accessors to take dbi_base as argumentAndrey Smirnov2019-01-081-4/+15
* PCI: dwc: Split pcie-designware.c into host and core filesAndrey Smirnov2019-01-081-1/+4
* PCI: dwc: designware: Parse "num-lanes" property in dw_pcie_setup_rc()Andrey Smirnov2019-01-081-1/+0
* PCI: dwc: all: Split struct pcie_port into host-only and core structuresAndrey Smirnov2019-01-081-22/+35
* PCI: dwc: all: Rename cfg_read/cfg_write to read/writeAndrey Smirnov2019-01-081-2/+2
* PCI: dwc: designware: Move register defines to designware header fileAndrey Smirnov2019-01-081-0/+78
* PCI: designware: Export dw_pcie_readl_rc(), dw_pcie_writel_rc()Andrey Smirnov2019-01-081-0/+2
* PCI: designware: Swap order of dw_pcie_writel_rc() reg/val argumentsAndrey Smirnov2019-01-081-1/+1
* PCI: designware: Simplify pcie_host_ops.readl_rc() and .writel_rc() interfacesAndrey Smirnov2019-01-081-3/+2
* PCI: designware: Keep viewport fixed for IO transaction if num_viewport > 2Andrey Smirnov2019-01-081-0/+1
* PCI: designware: Add iATU Unroll featureAndrey Smirnov2019-01-081-0/+1
* PCI: designware: Move link wait definitions to .c fileAndrey Smirnov2019-01-081-4/+0
* PCI: designware: Return data directly from dw_pcie_readl_rc()Andrey Smirnov2019-01-081-2/+1
* PCI: designware: Add generic dw_pcie_wait_for_link()Andrey Smirnov2019-01-081-0/+6
* PCI: designware: Simplify dw_pcie_cfg_read/write() interfacesAndrey Smirnov2019-01-081-2/+2
* PCI: desginware: Remove bogus prototypesAndrey Smirnov2019-01-081-2/+0
* pci: Add pcie-designware driverSascha Hauer2015-03-171-0/+71
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-30 23:56:01 +0000