1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
|
#include "mmu-common.h"
#define CACHED_MEM (PTE_BLOCK_MEMTYPE(MT_NORMAL) | \
PTE_BLOCK_OUTER_SHARE | \
PTE_BLOCK_AF)
#define UNCACHED_MEM (PTE_BLOCK_MEMTYPE(MT_DEVICE_nGnRnE) | \
PTE_BLOCK_OUTER_SHARE | \
PTE_BLOCK_AF)
/*
* Do it the simple way for now and invalidate the entire tlb
*/
static inline void tlb_invalidate(void)
{
unsigned int el = current_el();
dsb();
if (el == 1)
__asm__ __volatile__("tlbi vmalle1\n\t" : : : "memory");
else if (el == 2)
__asm__ __volatile__("tlbi alle2\n\t" : : : "memory");
else if (el == 3)
__asm__ __volatile__("tlbi alle3\n\t" : : : "memory");
dsb();
isb();
}
static inline void set_ttbr_tcr_mair(int el, uint64_t table, uint64_t tcr, uint64_t attr)
{
dsb();
if (el == 1) {
asm volatile("msr ttbr0_el1, %0" : : "r" (table) : "memory");
asm volatile("msr tcr_el1, %0" : : "r" (tcr) : "memory");
asm volatile("msr mair_el1, %0" : : "r" (attr) : "memory");
} else if (el == 2) {
asm volatile("msr ttbr0_el2, %0" : : "r" (table) : "memory");
asm volatile("msr tcr_el2, %0" : : "r" (tcr) : "memory");
asm volatile("msr mair_el2, %0" : : "r" (attr) : "memory");
} else if (el == 3) {
asm volatile("msr ttbr0_el3, %0" : : "r" (table) : "memory");
asm volatile("msr tcr_el3, %0" : : "r" (tcr) : "memory");
asm volatile("msr mair_el3, %0" : : "r" (attr) : "memory");
} else {
hang();
}
isb();
}
static inline uint64_t get_ttbr(int el)
{
uint64_t val;
if (el == 1) {
asm volatile("mrs %0, ttbr0_el1" : "=r" (val));
} else if (el == 2) {
asm volatile("mrs %0, ttbr0_el2" : "=r" (val));
} else if (el == 3) {
asm volatile("mrs %0, ttbr0_el3" : "=r" (val));
} else {
hang();
}
return val;
}
static inline int level2shift(int level)
{
/* Page is 12 bits wide, every level translates 9 bits */
return (12 + 9 * (3 - level));
}
static inline uint64_t level2mask(int level)
{
uint64_t mask = -EINVAL;
if (level == 1)
mask = L1_ADDR_MASK;
else if (level == 2)
mask = L2_ADDR_MASK;
else if (level == 3)
mask = L3_ADDR_MASK;
return mask;
}
static inline uint64_t calc_tcr(int el)
{
u64 ips, va_bits;
u64 tcr;
ips = 2;
va_bits = BITS_PER_VA;
if (el == 1)
tcr = (ips << 32) | TCR_EPD1_DISABLE;
else if (el == 2)
tcr = (ips << 16);
else
tcr = (ips << 16);
/* PTWs cacheable, inner/outer WBWA and inner shareable */
tcr |= TCR_TG0_4K | TCR_SHARED_INNER | TCR_ORGN_WBWA | TCR_IRGN_WBWA;
tcr |= TCR_T0SZ(va_bits);
return tcr;
}
static inline int pte_type(uint64_t *pte)
{
return *pte & PTE_TYPE_MASK;
}
static inline uint64_t *get_level_table(uint64_t *pte)
{
uint64_t *table = (uint64_t *)(*pte & XLAT_ADDR_MASK);
if (pte_type(pte) != PTE_TYPE_TABLE)
BUG();
return table;
}
|