arch/arm/dts/imx93.dtsi


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88

/{
	chosen {
		barebox,bootsource-mmc0 = &usdhc1;
		barebox,bootsource-mmc1 = &usdhc2;
		barebox,bootsource-mmc2 = &usdhc3;
	};

	soc@0 {
		usbphynop1: usbphynop1 {
			compatible = "usb-nop-xceiv";
			clocks = <&clk IMX93_CLK_USB_PHY_BURUNIN>;
			clock-names = "main_clk";
		};

		usbotg1: usb@4c100000 {
			compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb";
			reg = <0x4c100000 0x200>;
			interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clk IMX93_CLK_USB_CONTROLLER_GATE>,
				 <&clk IMX93_CLK_HSIO_32K_GATE>;
			clock-names = "usb_ctrl_root_clk", "usb_wakeup_clk";
			assigned-clocks = <&clk IMX93_CLK_HSIO>;
			assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>;
			assigned-clock-rates = <133000000>;
			fsl,usbphy = <&usbphynop1>;
			fsl,usbmisc = <&usbmisc1 0>;
			status = "disabled";
		};

		usbmisc1: usbmisc@4c100200 {
			compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc";
			#index-cells = <1>;
			reg = <0x4c100200 0x200>;
		};

		usbphynop2: usbphynop2 {
			compatible = "usb-nop-xceiv";
			clocks = <&clk IMX93_CLK_USB_PHY_BURUNIN>;
			clock-names = "main_clk";
		};

		usbotg2: usb@4c200000 {
			compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb";
			reg = <0x4c200000 0x200>;
			interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clk IMX93_CLK_USB_CONTROLLER_GATE>,
				 <&clk IMX93_CLK_HSIO_32K_GATE>;
			clock-names = "usb_ctrl_root_clk", "usb_wakeup_clk";
			assigned-clocks = <&clk IMX93_CLK_HSIO>;
			assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>;
			assigned-clock-rates = <133000000>;
			fsl,usbphy = <&usbphynop2>;
			fsl,usbmisc = <&usbmisc2 0>;
			status = "disabled";
		};

		usbmisc2: usbmisc@4c200200 {
			compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc";
			#index-cells = <1>;
			reg = <0x4c200200 0x200>;
		};

		ddrc: memory-controller@4e300000 {
			compatible = "fsl,imx93-ddrc";
			reg = <0x4e300000 0x400000>;
		};
	};
};

&fec {
	nvmem-cells = <&eth_mac1>;
	nvmem-cell-names = "mac-address";
};

&eqos {
	nvmem-cells = <&eth_mac2>;
	nvmem-cell-names = "mac-address";
};

&ocotp {
	eth_mac1: mac-address@4ec {
		reg = <0x4ec 6>;
	};

	eth_mac2: mac-address@4f2 {
		reg = <0x4f2 6>;
	};
};