arch/arm/dts/socfpga.dtsi


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

/ {
	chosen {
		environment@0 {
			compatible = "barebox,environment";
			device-path = &mmc, "partname:1";
			file-path = "barebox.env";
		};
	};

	aliases {
		mmc0 = &mmc;
	};
};
&osc2 {
	clock-frequency = <0>;
};

&f2s_periph_ref_clk {
	clock-frequency = <0>;
};

&f2s_sdram_ref_clk {
	clock-frequency = <0>;
};

&watchdog0 {
	resets = <&rst L4WD0_RESET>;
};

&watchdog1 {
	resets = <&rst L4WD1_RESET>;
};