summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-imx/include/mach/devices-imx31.h
blob: fe719301ad2af8ea8d3b575769835f8113b34ce6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

#include <mach/imx31-regs.h>
#include <mach/devices.h>

static inline struct device_d *imx31_add_spi0(struct spi_imx_master *pdata)
{
	return imx_add_spi((void *)MX31_CSPI1_BASE_ADDR, 0, pdata);
}

static inline struct device_d *imx31_add_spi1(struct spi_imx_master *pdata)
{
	return imx_add_spi((void *)MX31_CSPI2_BASE_ADDR, 1, pdata);
}

static inline struct device_d *imx31_add_spi2(struct spi_imx_master *pdata)
{
	return imx_add_spi((void *)MX31_CSPI3_BASE_ADDR, 2, pdata);
}

static inline struct device_d *imx31_add_uart0(void)
{
	return imx_add_uart_imx21((void *)MX31_UART1_BASE_ADDR, 0);
}

static inline struct device_d *imx31_add_uart1(void)
{
	return imx_add_uart_imx21((void *)MX31_UART2_BASE_ADDR, 1);
}

static inline struct device_d *imx31_add_uart2(void)
{
	return imx_add_uart_imx21((void *)MX31_UART3_BASE_ADDR, 2);
}

static inline struct device_d *imx31_add_uart3(void)
{
	return imx_add_uart_imx21((void *)MX31_UART4_BASE_ADDR, 3);
}

static inline struct device_d *imx31_add_uart4(void)
{
	return imx_add_uart_imx21((void *)MX31_UART5_BASE_ADDR, 4);
}

static inline struct device_d *imx31_add_nand(struct imx_nand_platform_data *pdata)
{
	return imx_add_nand((void *)MX31_NFC_BASE_ADDR, pdata);
}

static inline struct device_d *imx31_add_fb(struct imx_ipu_fb_platform_data *pdata)
{
	return imx_add_ipufb((void *)MX31_IPU_CTRL_BASE_ADDR, pdata);
}