blob: 930d52c642f37f8e563f36761456c7a85f2789e3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
int imx_silicon_revision(void);
#define IMX27_CHIP_REVISION_1_0 0
#define IMX27_CHIP_REVISION_2_0 1
u64 imx_uid(void);
#ifdef CONFIG_ARCH_IMX1
#define cpu_is_mx1() (1)
#else
#define cpu_is_mx1() (0)
#endif
#ifdef CONFIG_ARCH_IMX21
#define cpu_is_mx21() (1)
#else
#define cpu_is_mx21() (0)
#endif
#ifdef CONFIG_ARCH_IMX25
#define cpu_is_mx25() (1)
#else
#define cpu_is_mx25() (0)
#endif
#ifdef CONFIG_ARCH_IMX27
#define cpu_is_mx27() (1)
#else
#define cpu_is_mx27() (0)
#endif
#ifdef CONFIG_ARCH_IMX31
#define cpu_is_mx31() (1)
#else
#define cpu_is_mx31() (0)
#endif
#ifdef CONFIG_ARCH_IMX35
#define cpu_is_mx35() (1)
#else
#define cpu_is_mx35() (0)
#endif
#ifdef CONFIG_ARCH_IMX51
#define cpu_is_mx51() (1)
#else
#define cpu_is_mx51() (0)
#endif
#ifdef CONFIG_ARCH_IMX53
#define cpu_is_mx53() (1)
#else
#define cpu_is_mx53() (0)
#endif
#define cpu_is_mx23() (0)
#define cpu_is_mx28() (0)
|
