blob: 0ccf41bcaa683316f89eb49af77239b6aa9d8e9f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
|
#ifndef __INCLUDE_ASM_ARCH_IMX_PLL_H
#define __INCLUDE_ASM_ARCH_IMX_PLL_H
/*
* This can be used for various PLLs found on
* i.MX SoCs.
*
* mfi + mfn / (mfd + 1)
* fpll = 2 * fref * ---------------------
* pd + 1
*/
#define IMX_PLL_PD(x) (((x) & 0xf) << 26)
#define IMX_PLL_MFD(x) (((x) & 0x3ff) << 16)
#define IMX_PLL_MFI(x) (((x) & 0xf) << 10)
#define IMX_PLL_MFN(x) (((x) & 0x3ff) << 0)
#define IMX_PLL_BRMO (1 << 31)
/* Assuming 24MHz input clock */
#define MPCTL_PARAM_532 ((1 << 31) | \
IMX_PLL_PD(0) | IMX_PLL_MFD(11) | IMX_PLL_MFI(11) | IMX_PLL_MFN(1))
#define MPCTL_PARAM_399 \
(IMX_PLL_PD(0) | IMX_PLL_MFD(15) | IMX_PLL_MFI(8) | IMX_PLL_MFN(5))
#define PPCTL_PARAM_300 \
(IMX_PLL_PD(0) | IMX_PLL_MFD(3) | IMX_PLL_MFI(6) | IMX_PLL_MFN(1))
#endif /* __INCLUDE_ASM_ARCH_IMX_PLL_H*/
|