1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
|
#ifndef __MACH_OMAP4_CLOCK_H
#define __MACH_OMAP4_CLOCK_H
/* PRCM */
#define CM_SYS_CLKSEL 0x4a306110
#define CM_SYS_CLKSEL_19M2 0x4
#define CM_SYS_CLKSEL_38M4 0x7
/* PRM.CKGEN module registers */
#define CM_ABE_PLL_REF_CLKSEL 0x4a30610c
/* PRM.WKUP_CM module registers */
#define CM_WKUP_CLKSTCTRL 0x4a307800
#define CM_WKUP_L4WKUP_CLKCTRL 0x4a307820
#define CM_WKUP_WDT1_CLKCTRL 0x4a307828
#define CM_WKUP_WDT2_CLKCTRL 0x4a307830
#define CM_WKUP_GPIO1_CLKCTRL 0x4a307838
#define CM_WKUP_TIMER1_CLKCTRL 0x4a307840
#define CM_WKUP_TIMER12_CLKCTRL 0x4a307848
#define CM_WKUP_SYNCTIMER_CLKCTRL 0x4a307850
#define CM_WKUP_USIM_CLKCTRL 0x4a307858
#define CM_WKUP_SARRAM_CLKCTRL 0x4a307860
#define CM_WKUP_KEYBOARD_CLKCTRL 0x4a307878
#define CM_WKUP_RTC_CLKCTRL 0x4a307880
#define CM_WKUP_BANDGAP_CLKCTRL 0x4a307888
/* CM1.CKGEN module registers */
#define CM_CLKSEL_CORE 0x4a004100
#define CM_CLKSEL_ABE 0x4a004108
#define CM_DLL_CTRL 0x4a004110
#define CM_CLKMODE_DPLL_CORE 0x4a004120
#define CM_IDLEST_DPLL_CORE 0x4a004124
#define CM_AUTOIDLE_DPLL_CORE 0x4a004128
#define CM_CLKSEL_DPLL_CORE 0x4a00412c
#define CM_DIV_M2_DPLL_CORE 0x4a004130
#define CM_DIV_M3_DPLL_CORE 0x4a004134
#define CM_DIV_M4_DPLL_CORE 0x4a004138
#define CM_DIV_M5_DPLL_CORE 0x4a00413c
#define CM_DIV_M6_DPLL_CORE 0x4a004140
#define CM_DIV_M7_DPLL_CORE 0x4a004144
#define CM_SSC_DELTAMSTEP_DPLL_CORE 0x4a004148
#define CM_SSC_MODFREQDIV_DPLL_CORE 0x4a00414c
#define CM_EMU_OVERRIDE_DPLL_CORE 0x4a004150
#define CM_CLKMODE_DPLL_MPU 0x4a004160
#define CM_IDLEST_DPLL_MPU 0x4a004164
#define CM_AUTOIDLE_DPLL_MPU 0x4a004168
#define CM_CLKSEL_DPLL_MPU 0x4a00416c
#define CM_DIV_M2_DPLL_MPU 0x4a004170
#define CM_SSC_DELTAMSTEP_DPLL_MPU 0x4a004188
#define CM_SSC_MODFREQDIV_DPLL_MPU 0x4a00418c
#define CM_BYPCLK_DPLL_MPU 0x4a00419c
#define CM_CLKMODE_DPLL_IVA 0x4a0041a0
#define CM_IDLEST_DPLL_IVA 0x4a0041a4
#define CM_AUTOIDLE_DPLL_IVA 0x4a0041a8
#define CM_CLKSEL_DPLL_IVA 0x4a0041ac
#define CM_DIV_M4_DPLL_IVA 0x4a0041b8
#define CM_DIV_M5_DPLL_IVA 0x4a0041bc
#define CM_SSC_DELTAMSTEP_DPLL_IVA 0x4a0041c8
#define CM_SSC_MODFREQDIV_DPLL_IVA 0x4a0041cc
#define CM_BYPCLK_DPLL_IVA 0x4a0041dc
#define CM_CLKMODE_DPLL_ABE 0x4a0041e0
#define CM_IDLEST_DPLL_ABE 0x4a0041e4
#define CM_AUTOIDLE_DPLL_ABE 0x4a0041e8
#define CM_CLKSEL_DPLL_ABE 0x4a0041ec
#define CM_DIV_M2_DPLL_ABE 0x4a0041f0
#define CM_DIV_M3_DPLL_ABE 0x4a0041f4
#define CM_SSC_DELTAMSTEP_DPLL_ABE 0x4a004208
#define CM_SSC_MODFREQDIV_DPLL_ABE 0x4a00420c
#define CM_CLKMODE_DPLL_DDRPHY 0x4a004220
#define CM_IDLEST_DPLL_DDRPHY 0x4a004224
#define CM_AUTOIDLE_DPLL_DDRPHY 0x4a004228
#define CM_CLKSEL_DPLL_DDRPHY 0x4a00422c
#define CM_DIV_M2_DPLL_DDRPHY 0x4a004230
#define CM_DIV_M4_DPLL_DDRPHY 0x4a004238
#define CM_DIV_M5_DPLL_DDRPHY 0x4a00423c
#define CM_DIV_M6_DPLL_DDRPHY 0x4a004240
#define CM_SSC_DELTAMSTEP_DPLL_DDRPHY 0x4a004248
/* CM1.ABE register offsets */
#define CM1_ABE_CLKSTCTRL 0x4a004500
#define CM1_ABE_L4ABE_CLKCTRL 0x4a004520
#define CM1_ABE_AESS_CLKCTRL 0x4a004528
#define CM1_ABE_PDM_CLKCTRL 0x4a004530
#define CM1_ABE_DMIC_CLKCTRL 0x4a004538
#define CM1_ABE_MCASP_CLKCTRL 0x4a004540
#define CM1_ABE_MCBSP1_CLKCTRL 0x4a004548
#define CM1_ABE_MCBSP2_CLKCTRL 0x4a004550
#define CM1_ABE_MCBSP3_CLKCTRL 0x4a004558
#define CM1_ABE_SLIMBUS_CLKCTRL 0x4a004560
#define CM1_ABE_TIMER5_CLKCTRL 0x4a004568
#define CM1_ABE_TIMER6_CLKCTRL 0x4a004570
#define CM1_ABE_TIMER7_CLKCTRL 0x4a004578
#define CM1_ABE_TIMER8_CLKCTRL 0x4a004580
#define CM1_ABE_WDT3_CLKCTRL 0x4a004588
/* CM1.DSP register offsets */
#define DSP_CLKSTCTRL 0x4a004400
#define DSP_DSP_CLKCTRL 0x4a004420
/* CM2.CKGEN module registers */
#define CM_CLKSEL_DUCATI_ISS_ROOT 0x4a008100
#define CM_CLKSEL_USB_60MHz 0x4a008104
#define CM_SCALE_FCLK 0x4a008108
#define CM_CORE_DVFS_PERF1 0x4a008110
#define CM_CORE_DVFS_PERF2 0x4a008114
#define CM_CORE_DVFS_PERF3 0x4a008118
#define CM_CORE_DVFS_PERF4 0x4a00811c
#define CM_CORE_DVFS_CURRENT 0x4a008124
#define CM_IVA_DVFS_PERF_TESLA 0x4a008128
#define CM_IVA_DVFS_PERF_IVAHD 0x4a00812c
#define CM_IVA_DVFS_PERF_ABE 0x4a008130
#define CM_IVA_DVFS_CURRENT 0x4a008138
#define CM_CLKMODE_DPLL_PER 0x4a008140
#define CM_IDLEST_DPLL_PER 0x4a008144
#define CM_AUTOIDLE_DPLL_PER 0x4a008148
#define CM_CLKSEL_DPLL_PER 0x4a00814c
#define CM_DIV_M2_DPLL_PER 0x4a008150
#define CM_DIV_M3_DPLL_PER 0x4a008154
#define CM_DIV_M4_DPLL_PER 0x4a008158
#define CM_DIV_M5_DPLL_PER 0x4a00815c
#define CM_DIV_M6_DPLL_PER 0x4a008160
#define CM_DIV_M7_DPLL_PER 0x4a008164
#define CM_SSC_DELTAMSTEP_DPLL_PER 0x4a008168
#define CM_SSC_MODFREQDIV_DPLL_PER 0x4a00816c
#define CM_EMU_OVERRIDE_DPLL_PER 0x4a008170
#define CM_CLKMODE_DPLL_USB 0x4a008180
#define CM_IDLEST_DPLL_USB 0x4a008184
#define CM_AUTOIDLE_DPLL_USB 0x4a008188
#define CM_CLKSEL_DPLL_USB 0x4a00818c
#define CM_DIV_M2_DPLL_USB 0x4a008190
#define CM_SSC_DELTAMSTEP_DPLL_USB 0x4a0081a8
#define CM_SSC_MODFREQDIV_DPLL_USB 0x4a0081ac
#define CM_CLKDCOLDO_DPLL_USB 0x4a0081b4
#define CM_CLKMODE_DPLL_UNIPRO 0x4a0081c0
#define CM_IDLEST_DPLL_UNIPRO 0x4a0081c4
#define CM_AUTOIDLE_DPLL_UNIPRO 0x4a0081c8
#define CM_CLKSEL_DPLL_UNIPRO 0x4a0081cc
#define CM_DIV_M2_DPLL_UNIPRO 0x4a0081d0
#define CM_SSC_DELTAMSTEP_DPLL_UNIPRO 0x4a0081e8
#define CM_SSC_MODFREQDIV_DPLL_UNIPRO 0x4a0081ec
/* CM2.CORE module registers */
#define CM_L3_1_CLKSTCTRL 0x4a008700
#define CM_L3_1_DYNAMICDEP 0x4a008708
#define CM_L3_1_L3_1_CLKCTRL 0x4a008720
#define CM_L3_2_CLKSTCTRL 0x4a008800
#define CM_L3_2_DYNAMICDEP 0x4a008808
#define CM_L3_2_L3_2_CLKCTRL 0x4a008820
#define CM_L3_2_GPMC_CLKCTRL 0x4a008828
#define CM_L3_2_OCMC_RAM_CLKCTRL 0x4a008830
#define CM_DUCATI_CLKSTCTRL 0x4a008900
#define CM_DUCATI_STATICDEP 0x4a008904
#define CM_DUCATI_DYNAMICDEP 0x4a008908
#define CM_DUCATI_DUCATI_CLKCTRL 0x4a008920
#define CM_SDMA_CLKSTCTRL 0x4a008a00
#define CM_SDMA_STATICDEP 0x4a008a04
#define CM_SDMA_DYNAMICDEP 0x4a008a08
#define CM_SDMA_SDMA_CLKCTRL 0x4a008a20
#define CM_MEMIF_CLKSTCTRL 0x4a008b00
#define CM_MEMIF_DMM_CLKCTRL 0x4a008b20
#define CM_MEMIF_EMIF_FW_CLKCTRL 0x4a008b28
#define CM_MEMIF_EMIF_1_CLKCTRL 0x4a008b30
#define CM_MEMIF_EMIF_2_CLKCTRL 0x4a008b38
#define CM_MEMIF_DLL_CLKCTRL 0x4a008b40
#define CM_MEMIF_EMIF_H1_CLKCTRL 0x4a008b50
#define CM_MEMIF_EMIF_H2_CLKCTRL 0x4a008b58
#define CM_MEMIF_DLL_H_CLKCTRL 0x4a008b60
#define CM_D2D_CLKSTCTRL 0x4a008c00
#define CM_D2D_STATICDEP 0x4a008c04
#define CM_D2D_DYNAMICDEP 0x4a008c08
#define CM_D2D_SAD2D_CLKCTRL 0x4a008c20
#define CM_D2D_MODEM_ICR_CLKCTRL 0x4a008c28
#define CM_D2D_SAD2D_FW_CLKCTRL 0x4a008c30
#define CM_L4CFG_CLKSTCTRL 0x4a008d00
#define CM_L4CFG_DYNAMICDEP 0x4a008d08
#define CM_L4CFG_L4_CFG_CLKCTRL 0x4a008d20
#define CM_L4CFG_HW_SEM_CLKCTRL 0x4a008d28
#define CM_L4CFG_MAILBOX_CLKCTRL 0x4a008d30
#define CM_L4CFG_SAR_ROM_CLKCTRL 0x4a008d38
#define CM_L3INSTR_CLKSTCTRL 0x4a008e00
#define CM_L3INSTR_L3_3_CLKCTRL 0x4a008e20
#define CM_L3INSTR_L3_INSTR_CLKCTRL 0x4a008e28
#define CM_L3INSTR_OCP_WP1_CLKCTRL 0x4a008e40
/* CM2.L4PER register offsets */
#define CM_L4PER_CLKSTCTRL 0x4a009400
#define CM_L4PER_DYNAMICDEP 0x4a009408
#define CM_L4PER_ADC_CLKCTRL 0x4a009420
#define CM_L4PER_DMTIMER10_CLKCTRL 0x4a009428
#define CM_L4PER_DMTIMER11_CLKCTRL 0x4a009430
#define CM_L4PER_DMTIMER2_CLKCTRL 0x4a009438
#define CM_L4PER_DMTIMER3_CLKCTRL 0x4a009440
#define CM_L4PER_DMTIMER4_CLKCTRL 0x4a009448
#define CM_L4PER_DMTIMER9_CLKCTRL 0x4a009450
#define CM_L4PER_ELM_CLKCTRL 0x4a009458
#define CM_L4PER_GPIO2_CLKCTRL 0x4a009460
#define CM_L4PER_GPIO3_CLKCTRL 0x4a009468
#define CM_L4PER_GPIO4_CLKCTRL 0x4a009470
#define CM_L4PER_GPIO5_CLKCTRL 0x4a009478
#define CM_L4PER_GPIO6_CLKCTRL 0x4a009480
#define CM_L4PER_HDQ1W_CLKCTRL 0x4a009488
#define CM_L4PER_HECC1_CLKCTRL 0x4a009490
#define CM_L4PER_HECC2_CLKCTRL 0x4a009498
#define CM_L4PER_I2C1_CLKCTRL 0x4a0094a0
#define CM_L4PER_I2C2_CLKCTRL 0x4a0094a8
#define CM_L4PER_I2C3_CLKCTRL 0x4a0094b0
#define CM_L4PER_I2C4_CLKCTRL 0x4a0094b8
#define CM_L4PER_L4PER_CLKCTRL 0x4a0094c0
#define CM_L4PER_MCASP2_CLKCTRL 0x4a0094d0
#define CM_L4PER_MCASP3_CLKCTRL 0x4a0094d8
#define CM_L4PER_MCBSP4_CLKCTRL 0x4a0094e0
#define CM_L4PER_MGATE_CLKCTRL 0x4a0094e8
#define CM_L4PER_MCSPI1_CLKCTRL 0x4a0094f0
#define CM_L4PER_MCSPI2_CLKCTRL 0x4a0094f8
#define CM_L4PER_MCSPI3_CLKCTRL 0x4a009500
#define CM_L4PER_MCSPI4_CLKCTRL 0x4a009508
#define CM_L4PER_MMCSD3_CLKCTRL 0x4a009520
#define CM_L4PER_MMCSD4_CLKCTRL 0x4a009528
#define CM_L4PER_MSPROHG_CLKCTRL 0x4a009530
#define CM_L4PER_SLIMBUS2_CLKCTRL 0x4a009538
#define CM_L4PER_UART1_CLKCTRL 0x4a009540
#define CM_L4PER_UART2_CLKCTRL 0x4a009548
#define CM_L4PER_UART3_CLKCTRL 0x4a009550
#define CM_L4PER_UART4_CLKCTRL 0x4a009558
#define CM_L4PER_MMCSD5_CLKCTRL 0x4a009560
#define CM_L4PER_I2C5_CLKCTRL 0x4a009568
#define CM_L4SEC_CLKSTCTRL 0x4a009580
#define CM_L4SEC_STATICDEP 0x4a009584
#define CM_L4SEC_DYNAMICDEP 0x4a009588
#define CM_L4SEC_AES1_CLKCTRL 0x4a0095a0
#define CM_L4SEC_AES2_CLKCTRL 0x4a0095a8
#define CM_L4SEC_DES3DES_CLKCTRL 0x4a0095b0
#define CM_L4SEC_PKAEIP29_CLKCTRL 0x4a0095b8
#define CM_L4SEC_RNG_CLKCTRL 0x4a0095c0
#define CM_L4SEC_SHA2MD51_CLKCTRL 0x4a0095c8
#define CM_L4SEC_CRYPTODMA_CLKCTRL 0x4a0095d8
/* CM2.IVAHD */
#define IVAHD_CLKSTCTRL 0x4a008f00
#define IVAHD_IVAHD_CLKCTRL 0x4a008f20
#define IVAHD_SL2_CLKCTRL 0x4a008f28
/* CM2.L3INIT */
#define CM_L3INIT_HSMMC1_CLKCTRL 0x4a009328
#define CM_L3INIT_HSMMC2_CLKCTRL 0x4a009330
#define CM_L3INIT_HSI_CLKCTRL 0x4a009338
#define CM_L3INIT_UNIPRO1_CLKCTRL 0x4a009340
#define CM_L3INIT_HSUSBHOST_CLKCTRL 0x4a009358
#define CM_L3INIT_HSUSBOTG_CLKCTRL 0x4a009360
#define CM_L3INIT_HSUSBTLL_CLKCTRL 0x4a009368
#define CM_L3INIT_P1500_CLKCTRL 0x4a009378
#define CM_L3INIT_FSUSB_CLKCTRL 0x4a0093d0
#define CM_L3INIT_USBPHY_CLKCTRL 0x4a0093e0
/* CM2.CAM */
#define CM_CAM_CLKSTCTRL 0x4a009000
#define CM_CAM_ISS_CLKCTRL 0x4a009020
#define CM_CAM_FDIF_CLKCTRL 0x4a009028
/* CM2.DSS */
#define CM_DSS_CLKSTCTRL 0x4a009100
#define CM_DSS_DSS_CLKCTRL 0x4a009120
#define CM_DSS_DEISS_CLKCTRL 0x4a009128
/* CM2.SGX */
#define CM_SGX_CLKSTCTRL 0x4a009200
#define CM_SGX_SGX_CLKCTRL 0x4a009220
#define PLL_STOP 1 /* PER & IVA */
#define PLL_MN_POWER_BYPASS 4
#define PLL_LOW_POWER_BYPASS 5 /* MPU, IVA & CORE */
#define PLL_FAST_RELOCK_BYPASS 6 /* CORE */
#define PLL_LOCK 7 /* MPU, IVA, CORE & PER */
/* TPS */
#define TPS62361_I2C_SLAVE_ADDR 0x60
#define TPS62361_REG_ADDR_SET0 0x0
#define TPS62361_REG_ADDR_SET1 0x1
#define TPS62361_REG_ADDR_SET2 0x2
#define TPS62361_REG_ADDR_SET3 0x3
#define TPS62361_REG_ADDR_CTRL 0x4
#define TPS62361_REG_ADDR_TEMP 0x5
#define TPS62361_REG_ADDR_RMP_CTRL 0x6
#define TPS62361_REG_ADDR_CHIP_ID 0x8
#define TPS62361_REG_ADDR_CHIP_ID_2 0x9
#define TPS62361_BASE_VOLT_MV 500
/* Used to index into DPLL parameter tables */
struct dpll_param {
unsigned int m;
unsigned int n;
unsigned int m2;
unsigned int m3;
unsigned int m4;
unsigned int m5;
unsigned int m6;
unsigned int m7;
};
#define OMAP4_MPU_DPLL_PARAM_19M2 {0x34, 0x02, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_MPU_DPLL_PARAM_19M2_MPU600 {0x7d, 0x03, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_MPU_DPLL_PARAM_19M2_MPU1000 {0x69, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_MPU_DPLL_PARAM_38M4 {0x1a, 0x02, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_MPU_DPLL_PARAM_38M4_MPU600 {0x7d, 0x07, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_MPU_DPLL_PARAM_38M4_MPU1000 {0x69, 0x03, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
/* dpll locked at 1840 MHz MPU clk at 920 MHz(OPP Turbo 4460) - DCC OFF */
#define OMAP4_MPU_DPLL_PARAM_19M2_MPU920 {0x30, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_MPU_DPLL_PARAM_19M2_MPU1200 {0x7d, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_MPU_DPLL_PARAM_19M2_MPU1500 {0x4e, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_IVA_DPLL_PARAM_19M2 {0x61, 0x01, 0x00, 0x00, 0x04, 0x07, 0x00, 0x00}
#define OMAP4_IVA_DPLL_PARAM_38M4 {0x61, 0x03, 0x00, 0x00, 0x04, 0x07, 0x00, 0x00}
#define OMAP4_PER_DPLL_PARAM_19M2 {0x28, 0x00, 0x08, 0x06, 0x0c, 0x09, 0x04, 0x05}
#define OMAP4_PER_DPLL_PARAM_38M4 {0x14, 0x00, 0x08, 0x06, 0x0c, 0x09, 0x04, 0x05}
#define OMAP4_ABE_DPLL_PARAM_19M2 {0x80, 0x18, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_ABE_DPLL_PARAM_38M4 {0x40, 0x18, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00}
#define OMAP4_USB_DPLL_PARAM_19M2 {0x32, 0x0, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0}
#define OMAP4_USB_DPLL_PARAM_38M4 {0x32, 0x1, 0x2, 0x0, 0x0, 0x0, 0x0, 0x0}
#define OMAP4_CORE_DPLL_PARAM_19M2_DDR200 {0x7d, 0x02, 0x02, 0x05, 0x08, 0x04, 0x06, 0x06}
#define OMAP4_CORE_DPLL_PARAM_19M2_DDR333 {0x410, 0x09, 0x03, 0x0c, 0x14, 0x0a, 0x0f, 0x0c}
#define OMAP4_CORE_DPLL_PARAM_19M2_DDR400 {0x7d, 0x02, 0x01, 0x05, 0x08, 0x04, 0x06, 0x06}
#define OMAP4_CORE_DPLL_PARAM_38M4_DDR200 {0x7d, 0x05, 0x02, 0x05, 0x08, 0x04, 0x06, 0x06}
#define OMAP4_CORE_DPLL_PARAM_38M4_DDR400 {0x7d, 0x05, 0x01, 0x05, 0x08, 0x04, 0x06, 0x06}
void omap4_configure_mpu_dpll(const struct dpll_param *dpll_param);
void omap4_configure_iva_dpll(const struct dpll_param *dpll_param);
void omap4_configure_per_dpll(const struct dpll_param *dpll_param);
void omap4_configure_abe_dpll(const struct dpll_param *dpll_param);
void omap4_configure_usb_dpll(const struct dpll_param *dpll_param);
void omap4_configure_core_dpll_no_lock(const struct dpll_param *param);
void omap4_lock_core_dpll(void);
void omap4_lock_core_dpll_shadow(const struct dpll_param *param);
void omap4_enable_gpio1_wup_clocks(void);
void omap4_enable_gpio_clocks(void);
void omap4_enable_all_clocks(void);
void omap4_do_scale_tps62361(u32 reg, u32 volt_mv);
#endif /* __MACH_OMAP4_CLOCK_H */
|
