1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
|
/*
* Copyright (C) 2014 Lucas Stach <l.stach@pengutronix.de>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#include <linux/compiler.h>
#include "mach/tegra20-car.h"
#include "mach/lowlevel.h"
static __always_inline
void tegra_dvc_init(void)
{
int div;
u32 reg;
/* reset DVC controller and enable clock */
writel(CRC_RST_DEV_H_DVC, TEGRA_CLK_RESET_BASE + CRC_RST_DEV_H_SET);
reg = readl(TEGRA_CLK_RESET_BASE + CRC_CLK_OUT_ENB_H);
reg |= CRC_CLK_OUT_ENB_H_DVC;
writel(reg, TEGRA_CLK_RESET_BASE + CRC_CLK_OUT_ENB_H);
/* set DVC I2C clock source to CLK_M and aim for 100kHz I2C clock */
div = ((tegra_get_osc_clock() * 3) >> 22) - 1;
writel((div) | (3 << 30),
TEGRA_CLK_RESET_BASE + CRC_CLK_SOURCE_DVC);
/* clear DVC reset */
tegra_ll_delay_usec(3);
writel(CRC_RST_DEV_H_DVC, TEGRA_CLK_RESET_BASE + CRC_RST_DEV_H_CLR);
}
static __always_inline
void tegra124_dvc_pinmux(void)
{
u32 val;
/* disable tristate for pin PWR_I2C_SCL_PZ6 */
val = readl(TEGRA_APB_MISC_BASE + 0x32b4);
val &= ~(1 << 4);
writel(val, TEGRA_APB_MISC_BASE + 0x32b4);
/* disable tristate for pin PWR_I2C_SDA_PZ7 */
val = readl(TEGRA_APB_MISC_BASE + 0x32b8);
val &= ~(1 << 4);
writel(val, TEGRA_APB_MISC_BASE + 0x32b8);
}
#define TEGRA_I2C_CNFG 0x00
#define TEGRA_I2C_CMD_ADDR0 0x04
#define TEGRA_I2C_CMD_DATA1 0x0c
#define TEGRA_I2C_SEND_2_BYTES 0x0a02
static __always_inline
void tegra_dvc_write_addr(u32 addr, u32 config)
{
writel(addr, TEGRA_DVC_BASE + TEGRA_I2C_CMD_ADDR0);
writel(config, TEGRA_DVC_BASE + TEGRA_I2C_CNFG);
}
static __always_inline
void tegra_dvc_write_data(u32 data, u32 config)
{
writel(data, TEGRA_DVC_BASE + TEGRA_I2C_CMD_DATA1);
writel(config, TEGRA_DVC_BASE + TEGRA_I2C_CNFG);
}
static __always_inline
void tegra30_tps65911_cpu_rail_enable(void)
{
tegra_dvc_write_addr(0x5a, 2);
/* reg 28, 600mV + (35-3) * 12,5mV = 1,0V */
tegra_dvc_write_data(0x2328, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(1000);
/* reg 27, VDDctrl enable */
tegra_dvc_write_data(0x0127, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(10 * 1000);
}
static __always_inline
void tegra30_tps62366a_ramp_vddcore(void)
{
tegra_dvc_write_addr(0xc0, 2);
/* set VDDcore to 1,2V */
tegra_dvc_write_data(0x4601, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(1000);
}
static __always_inline
void tegra30_tps62361b_ramp_vddcore(void)
{
tegra_dvc_write_addr(0xc0, 2);
/* set VDDcore to 1,2V */
tegra_dvc_write_data(0x4603, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(1000);
}
static __always_inline
void tegra124_as3722_enable_essential_rails(u32 sd0voltage)
{
/*
* Bring up VDD_CPU via the AS3722 PMIC on the PWR I2C bus.
* First set VDD to 1.0V, then enable the VDD regulator.
*/
tegra_dvc_write_addr(0x80, 2);
tegra_dvc_write_data(sd0voltage | 0x00, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(10 * 1000);
/*
* Bring up VDD_GPU via the AS3722 PMIC on the PWR I2C bus.
* First set VDD to 1.0V, then enable the VDD regulator.
*/
tegra_dvc_write_addr(0x80, 2);
tegra_dvc_write_data(0x2800 | 0x06, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(10 * 1000);
/*
* Bring up VPP_FUSE via the AS3722 PMIC on the PWR I2C bus.
* First set VDD to 1.2V, then enable the VDD regulator.
*/
tegra_dvc_write_addr(0x80, 2);
tegra_dvc_write_data(0x1000 | 0x12, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(10 * 1000);
/*
* Bring up VDD_SDMMC via the AS3722 PMIC on the PWR I2C bus.
* First set it to bypass 3.3V straight thru, then enable the regulator
*
* NOTE: We do this early because doing it later seems to hose the CPU
* power rail/partition startup. Need to debug.
*/
tegra_dvc_write_addr(0x80, 2);
tegra_dvc_write_data(0x3f00 | 0x16, TEGRA_I2C_SEND_2_BYTES);
tegra_ll_delay_usec(10 * 1000);
}
|
