blob: a619747f39846f09cffc137f5dbbcef4350f163b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/*
* Copyright (C) 2018 Oleksij Rempel <linux@rempel-privat.de>
*
* This file is part of barebox.
* See file CREDITS for list of people who contributed to this project.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2
* as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#define BOARD_PBL_START start_8devices_lima
#include <mach/debug_ll.h>
#include <asm/asm.h>
#include <asm/pbl_macros.h>
#include <mach/pbl_macros.h>
#include <mach/pbl_ll_init_qca4531.h>
#include <asm/pbl_nmon.h>
ENTRY_FUNCTION(BOARD_PBL_START)
mips_barebox_10h
debug_ll_ath79_init
hornet_mips24k_cp0_setup
/* test if we are in the SRAM */
pbl_blt 0xbd000000 1f t8
b skip_flash_test
nop
1:
/* test if we are in the flash */
pbl_blt 0xbf000000 skip_pll_ram_config t8
skip_flash_test:
pbl_qca4531_ddr2_550_550_init
/* Initialize caches... */
mips_cache_reset
/* ... and enable them */
dcache_enable
skip_pll_ram_config:
ENTRY_FUNCTION_END(BOARD_PBL_START, qca4531_8devices_lima)
|
