blob: 5c5b6d5b3a582a07558c5c133aaf41c51f871b38 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (C) 2012 by Marc Kleine-Budde <mkl@pengutronix.de>
*/
#ifndef __ASM_DMA_H
#define __ASM_DMA_H
#include <common.h>
#include <malloc.h>
#include <xfuncs.h>
#include <asm/addrspace.h>
#include <asm/cpu-info.h>
#include <asm/io.h>
#include <asm/types.h>
#define DMA_ALIGNMENT \
max(current_cpu_data.dcache.linesz, current_cpu_data.scache.linesz)
#define dma_alloc_coherent dma_alloc_coherent
static inline void *dma_alloc_coherent(size_t size, dma_addr_t *dma_handle)
{
void *ptr;
unsigned long virt;
ptr = xmemalign(PAGE_SIZE, size);
memset(ptr, 0, size);
virt = (unsigned long)ptr;
if (dma_handle)
*dma_handle = CPHYSADDR(virt);
dma_flush_range(virt, virt + size);
return (void *)CKSEG1ADDR(virt);
}
#define dma_free_coherent dma_free_coherent
static inline void dma_free_coherent(void *vaddr, dma_addr_t dma_handle,
size_t size)
{
if (IS_ENABLED(CONFIG_MMU) && vaddr)
free((void *)CKSEG0ADDR((unsigned long)vaddr));
else
free(vaddr);
}
#endif /* __ASM_DMA_H */
|
