blob: 206bd2289b9768ec5b565be6893e889c8921889f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Atheros AR71XX/AR724X/AR913X common definitions
*
* Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
*
* Parts of this file are based on Atheros' 2.6.15 BSP
*/
#ifndef __ASM_MACH_ATH79_H
#define __ASM_MACH_ATH79_H
#include <common.h>
#include <io.h>
#include <asm/memory.h>
#include <mach/ar71xx_regs.h>
static inline void ath79_reset_wr(unsigned reg, u32 val)
{
__raw_writel(val, (char *)KSEG1ADDR(AR71XX_RESET_BASE + reg));
}
static inline u32 ath79_reset_rr(unsigned reg)
{
return __raw_readl((char *)KSEG1ADDR(AR71XX_RESET_BASE + reg));
}
#endif /* __ASM_MACH_ATH79_H */
|