blob: 20e94d6c418a5ec20364729ff57f6f9c716691aa (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (C) 2014 Antony Pavlov <antonynpavlov@gmail.com>
*/
#ifndef __INCLUDE_DEBUG_LL_JZ4780_H__
#define __INCLUDE_DEBUG_LL_JZ4780_H__
#include <mach/jz4780.h>
#ifdef CONFIG_JZ47XX_DEBUG_LL_UART0
#define DEBUG_LL_UART_ADDR JZ4780_UART0_BASE
#endif
#ifdef CONFIG_JZ47XX_DEBUG_LL_UART1
#define DEBUG_LL_UART_ADDR JZ4780_UART1_BASE
#endif
#ifdef CONFIG_JZ47XX_DEBUG_LL_UART2
#define DEBUG_LL_UART_ADDR JZ4780_UART2_BASE
#endif
#ifdef CONFIG_JZ47XX_DEBUG_LL_UART3
#define DEBUG_LL_UART_ADDR JZ4780_UART3_BASE
#endif
#ifdef CONFIG_JZ47XX_DEBUG_LL_UART4
#define DEBUG_LL_UART_ADDR JZ4780_UART4_BASE
#endif
#define DEBUG_LL_UART_SHIFT 2
#ifndef DEBUG_LL_UART_CLK
#define DEBUG_LL_UART_CLK (48000000 / 16)
#endif
#define DEBUG_LL_UART_BPS CONFIG_BAUDRATE
#define DEBUG_LL_UART_DIVISOR (DEBUG_LL_UART_CLK / DEBUG_LL_UART_BPS)
#endif /* __INCLUDE_DEBUG_LL_JZ4780_H__ */
|
