1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
|
// SPDX-License-Identifier: GPL-2.0-or-later
/*
* clk-gate2.c - barebox 2-bit clock support. Based on Linux clk support
*/
#include <common.h>
#include <io.h>
#include <malloc.h>
#include <linux/clk.h>
#include <linux/err.h>
#include "clk.h"
struct clk_gate2 {
struct clk_hw hw;
void __iomem *reg;
int shift;
u8 cgr_val;
const char *parent;
unsigned flags;
};
static inline struct clk_gate2 *to_clk_gate2(struct clk_hw *hw)
{
return container_of(hw, struct clk_gate2, hw);
}
static int clk_gate2_enable(struct clk_hw *hw)
{
struct clk_gate2 *g = to_clk_gate2(hw);
u32 val;
val = readl(g->reg);
if (g->flags & CLK_GATE_SET_TO_DISABLE)
val &= ~(3 << g->shift);
else
val |= g->cgr_val << g->shift;
writel(val, g->reg);
return 0;
}
static void clk_gate2_disable(struct clk_hw *hw)
{
struct clk_gate2 *g = to_clk_gate2(hw);
u32 val;
val = readl(g->reg);
if (g->flags & CLK_GATE_SET_TO_DISABLE)
val |= 3 << g->shift;
else
val &= ~(3 << g->shift);
writel(val, g->reg);
}
static int clk_gate2_is_enabled(struct clk_hw *hw)
{
struct clk_gate2 *g = to_clk_gate2(hw);
u32 val;
val = readl(g->reg);
if (val & (1 << g->shift))
return g->flags & CLK_GATE_SET_TO_DISABLE ? 0 : 1;
else
return g->flags & CLK_GATE_SET_TO_DISABLE ? 1 : 0;
}
static struct clk_ops clk_gate2_ops = {
.set_rate = clk_parent_set_rate,
.round_rate = clk_parent_round_rate,
.enable = clk_gate2_enable,
.disable = clk_gate2_disable,
.is_enabled = clk_gate2_is_enabled,
};
static struct clk *clk_gate2_alloc(const char *name, const char *parent,
void __iomem *reg, u8 shift, u8 cgr_val,
unsigned long flags)
{
struct clk_gate2 *g = xzalloc(sizeof(*g));
g->parent = parent;
g->reg = reg;
g->cgr_val = cgr_val;
g->shift = shift;
g->hw.clk.ops = &clk_gate2_ops;
g->hw.clk.name = name;
g->hw.clk.parent_names = &g->parent;
g->hw.clk.num_parents = 1;
g->hw.clk.flags = CLK_SET_RATE_PARENT | flags;
return &g->hw.clk;
}
struct clk *clk_gate2(const char *name, const char *parent, void __iomem *reg,
u8 shift, u8 cgr_val, unsigned long flags)
{
struct clk *g;
int ret;
g = clk_gate2_alloc(name , parent, reg, shift, cgr_val, flags);
ret = bclk_register(g);
if (ret) {
struct clk_hw *hw = clk_to_clk_hw(g);
free(to_clk_gate2(hw));
return ERR_PTR(ret);
}
return g;
}
|