summaryrefslogtreecommitdiffstats
path: root/drivers/clk/stm32/stm32mp13_rcc.h
blob: a82512ae08f2f0652fd1cb41dafd10dd0ac2ede5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
/*
 * Copyright (C) 2020, STMicroelectronics - All Rights Reserved
 *
 * Configuration settings for the STM32MP13x CPU
 */

#ifndef STM32MP13_RCC_H
#define STM32MP13_RCC_H
/* RCC registers */
#define RCC_SECCFGR			0x0
#define RCC_MP_SREQSETR			0x100
#define RCC_MP_SREQCLRR			0x104
#define RCC_MP_APRSTCR			0x108
#define RCC_MP_APRSTSR			0x10c
#define RCC_PWRLPDLYCR			0x110
#define RCC_MP_GRSTCSETR		0x114
#define RCC_BR_RSTSCLRR			0x118
#define RCC_MP_RSTSSETR			0x11c
#define RCC_MP_RSTSCLRR			0x120
#define RCC_MP_IWDGFZSETR		0x124
#define RCC_MP_IWDGFZCLRR		0x128
#define RCC_MP_CIER			0x200
#define RCC_MP_CIFR			0x204
#define RCC_BDCR			0x400
#define RCC_RDLSICR			0x404
#define RCC_OCENSETR			0x420
#define RCC_OCENCLRR			0x424
#define RCC_OCRDYR			0x428
#define RCC_HSICFGR			0x440
#define RCC_CSICFGR			0x444
#define RCC_MCO1CFGR			0x460
#define RCC_MCO2CFGR			0x464
#define RCC_DBGCFGR			0x468
#define RCC_RCK12SELR			0x480
#define RCC_RCK3SELR			0x484
#define RCC_RCK4SELR			0x488
#define RCC_PLL1CR			0x4a0
#define RCC_PLL1CFGR1			0x4a4
#define RCC_PLL1CFGR2			0x4a8
#define RCC_PLL1FRACR			0x4ac
#define RCC_PLL1CSGR			0x4b0
#define RCC_PLL2CR			0x4d0
#define RCC_PLL2CFGR1			0x4d4
#define RCC_PLL2CFGR2			0x4d8
#define RCC_PLL2FRACR			0x4dc
#define RCC_PLL2CSGR			0x4e0
#define RCC_PLL3CR			0x500
#define RCC_PLL3CFGR1			0x504
#define RCC_PLL3CFGR2			0x508
#define RCC_PLL3FRACR			0x50c
#define RCC_PLL3CSGR			0x510
#define RCC_PLL4CR			0x520
#define RCC_PLL4CFGR1			0x524
#define RCC_PLL4CFGR2			0x528
#define RCC_PLL4FRACR			0x52c
#define RCC_PLL4CSGR			0x530
#define RCC_MPCKSELR			0x540
#define RCC_ASSCKSELR			0x544
#define RCC_MSSCKSELR			0x548
#define RCC_CPERCKSELR			0x54c
#define RCC_RTCDIVR			0x560
#define RCC_MPCKDIVR			0x564
#define RCC_AXIDIVR			0x568
#define RCC_MLAHBDIVR			0x56c
#define RCC_APB1DIVR			0x570
#define RCC_APB2DIVR			0x574
#define RCC_APB3DIVR			0x578
#define RCC_APB4DIVR			0x57c
#define RCC_APB5DIVR			0x580
#define RCC_APB6DIVR			0x584
#define RCC_TIMG1PRER			0x5a0
#define RCC_TIMG2PRER			0x5a4
#define RCC_TIMG3PRER			0x5a8
#define RCC_DDRITFCR			0x5c0
#define RCC_I2C12CKSELR			0x600
#define RCC_I2C345CKSELR		0x604
#define RCC_SPI2S1CKSELR		0x608
#define RCC_SPI2S23CKSELR		0x60c
#define RCC_SPI45CKSELR			0x610
#define RCC_UART12CKSELR		0x614
#define RCC_UART35CKSELR		0x618
#define RCC_UART4CKSELR			0x61c
#define RCC_UART6CKSELR			0x620
#define RCC_UART78CKSELR		0x624
#define RCC_LPTIM1CKSELR		0x628
#define RCC_LPTIM23CKSELR		0x62c
#define RCC_LPTIM45CKSELR		0x630
#define RCC_SAI1CKSELR			0x634
#define RCC_SAI2CKSELR			0x638
#define RCC_FDCANCKSELR			0x63c
#define RCC_SPDIFCKSELR			0x640
#define RCC_ADC12CKSELR			0x644
#define RCC_SDMMC12CKSELR		0x648
#define RCC_ETH12CKSELR			0x64c
#define RCC_USBCKSELR			0x650
#define RCC_QSPICKSELR			0x654
#define RCC_FMCCKSELR			0x658
#define RCC_RNG1CKSELR			0x65c
#define RCC_STGENCKSELR			0x660
#define RCC_DCMIPPCKSELR		0x664
#define RCC_SAESCKSELR			0x668
#define RCC_APB1RSTSETR			0x6a0
#define RCC_APB1RSTCLRR			0x6a4
#define RCC_APB2RSTSETR			0x6a8
#define RCC_APB2RSTCLRR			0x6ac
#define RCC_APB3RSTSETR			0x6b0
#define RCC_APB3RSTCLRR			0x6b4
#define RCC_APB4RSTSETR			0x6b8
#define RCC_APB4RSTCLRR			0x6bc
#define RCC_APB5RSTSETR			0x6c0
#define RCC_APB5RSTCLRR			0x6c4
#define RCC_APB6RSTSETR			0x6c8
#define RCC_APB6RSTCLRR			0x6cc
#define RCC_AHB2RSTSETR			0x6d0
#define RCC_AHB2RSTCLRR			0x6d4
#define RCC_AHB4RSTSETR			0x6e0
#define RCC_AHB4RSTCLRR			0x6e4
#define RCC_AHB5RSTSETR			0x6e8
#define RCC_AHB5RSTCLRR			0x6ec
#define RCC_AHB6RSTSETR			0x6f0
#define RCC_AHB6RSTCLRR			0x6f4
#define RCC_MP_APB1ENSETR		0x700
#define RCC_MP_APB1ENCLRR		0x704
#define RCC_MP_APB2ENSETR		0x708
#define RCC_MP_APB2ENCLRR		0x70c
#define RCC_MP_APB3ENSETR		0x710
#define RCC_MP_APB3ENCLRR		0x714
#define RCC_MP_S_APB3ENSETR		0x718
#define RCC_MP_S_APB3ENCLRR		0x71c
#define RCC_MP_NS_APB3ENSETR		0x720
#define RCC_MP_NS_APB3ENCLRR		0x724
#define RCC_MP_APB4ENSETR		0x728
#define RCC_MP_APB4ENCLRR		0x72c
#define RCC_MP_S_APB4ENSETR		0x730
#define RCC_MP_S_APB4ENCLRR		0x734
#define RCC_MP_NS_APB4ENSETR		0x738
#define RCC_MP_NS_APB4ENCLRR		0x73c
#define RCC_MP_APB5ENSETR		0x740
#define RCC_MP_APB5ENCLRR		0x744
#define RCC_MP_APB6ENSETR		0x748
#define RCC_MP_APB6ENCLRR		0x74c
#define RCC_MP_AHB2ENSETR		0x750
#define RCC_MP_AHB2ENCLRR		0x754
#define RCC_MP_AHB4ENSETR		0x760
#define RCC_MP_AHB4ENCLRR		0x764
#define RCC_MP_S_AHB4ENSETR		0x768
#define RCC_MP_S_AHB4ENCLRR		0x76c
#define RCC_MP_NS_AHB4ENSETR		0x770
#define RCC_MP_NS_AHB4ENCLRR		0x774
#define RCC_MP_AHB5ENSETR		0x778
#define RCC_MP_AHB5ENCLRR		0x77c
#define RCC_MP_AHB6ENSETR		0x780
#define RCC_MP_AHB6ENCLRR		0x784
#define RCC_MP_S_AHB6ENSETR		0x788
#define RCC_MP_S_AHB6ENCLRR		0x78c
#define RCC_MP_NS_AHB6ENSETR		0x790
#define RCC_MP_NS_AHB6ENCLRR		0x794
#define RCC_MP_APB1LPENSETR		0x800
#define RCC_MP_APB1LPENCLRR		0x804
#define RCC_MP_APB2LPENSETR		0x808
#define RCC_MP_APB2LPENCLRR		0x80c
#define RCC_MP_APB3LPENSETR		0x810
#define RCC_MP_APB3LPENCLRR		0x814
#define RCC_MP_S_APB3LPENSETR		0x818
#define RCC_MP_S_APB3LPENCLRR		0x81c
#define RCC_MP_NS_APB3LPENSETR		0x820
#define RCC_MP_NS_APB3LPENCLRR		0x824
#define RCC_MP_APB4LPENSETR		0x828
#define RCC_MP_APB4LPENCLRR		0x82c
#define RCC_MP_S_APB4LPENSETR		0x830
#define RCC_MP_S_APB4LPENCLRR		0x834
#define RCC_MP_NS_APB4LPENSETR		0x838
#define RCC_MP_NS_APB4LPENCLRR		0x83c
#define RCC_MP_APB5LPENSETR		0x840
#define RCC_MP_APB5LPENCLRR		0x844
#define RCC_MP_APB6LPENSETR		0x848
#define RCC_MP_APB6LPENCLRR		0x84c
#define RCC_MP_AHB2LPENSETR		0x850
#define RCC_MP_AHB2LPENCLRR		0x854
#define RCC_MP_AHB4LPENSETR		0x858
#define RCC_MP_AHB4LPENCLRR		0x85c
#define RCC_MP_S_AHB4LPENSETR		0x868
#define RCC_MP_S_AHB4LPENCLRR		0x86c
#define RCC_MP_NS_AHB4LPENSETR		0x870
#define RCC_MP_NS_AHB4LPENCLRR		0x874
#define RCC_MP_AHB5LPENSETR		0x878
#define RCC_MP_AHB5LPENCLRR		0x87c
#define RCC_MP_AHB6LPENSETR		0x880
#define RCC_MP_AHB6LPENCLRR		0x884
#define RCC_MP_S_AHB6LPENSETR		0x888
#define RCC_MP_S_AHB6LPENCLRR		0x88c
#define RCC_MP_NS_AHB6LPENSETR		0x890
#define RCC_MP_NS_AHB6LPENCLRR		0x894
#define RCC_MP_S_AXIMLPENSETR		0x898
#define RCC_MP_S_AXIMLPENCLRR		0x89c
#define RCC_MP_NS_AXIMLPENSETR		0x8a0
#define RCC_MP_NS_AXIMLPENCLRR		0x8a4
#define RCC_MP_MLAHBLPENSETR		0x8a8
#define RCC_MP_MLAHBLPENCLRR		0x8ac
#define RCC_APB3SECSR			0x8c0
#define RCC_APB4SECSR			0x8c4
#define RCC_APB5SECSR			0x8c8
#define RCC_APB6SECSR			0x8cc
#define RCC_AHB2SECSR			0x8d0
#define RCC_AHB4SECSR			0x8d4
#define RCC_AHB5SECSR			0x8d8
#define RCC_AHB6SECSR			0x8dc
#define RCC_VERR			0xff4
#define RCC_IDR				0xff8
#define RCC_SIDR			0xffc

/* RCC_SECCFGR register fields */
#define RCC_SECCFGR_HSISEC		0
#define RCC_SECCFGR_CSISEC		1
#define RCC_SECCFGR_HSESEC		2
#define RCC_SECCFGR_LSISEC		3
#define RCC_SECCFGR_LSESEC		4
#define RCC_SECCFGR_PLL12SEC		8
#define RCC_SECCFGR_PLL3SEC		9
#define RCC_SECCFGR_PLL4SEC		10
#define RCC_SECCFGR_MPUSEC		11
#define RCC_SECCFGR_AXISEC		12
#define RCC_SECCFGR_MLAHBSEC		13
#define RCC_SECCFGR_APB3DIVSEC		16
#define RCC_SECCFGR_APB4DIVSEC		17
#define RCC_SECCFGR_APB5DIVSEC		18
#define RCC_SECCFGR_APB6DIVSEC		19
#define RCC_SECCFGR_TIMG3SEC		20
#define RCC_SECCFGR_CPERSEC		21
#define RCC_SECCFGR_MCO1SEC		22
#define RCC_SECCFGR_MCO2SEC		23
#define RCC_SECCFGR_STPSEC		24
#define RCC_SECCFGR_RSTSEC		25
#define RCC_SECCFGR_PWRSEC		31

/* RCC_MP_SREQSETR register fields */
#define RCC_MP_SREQSETR_STPREQ_P0	BIT(0)

/* RCC_MP_SREQCLRR register fields */
#define RCC_MP_SREQCLRR_STPREQ_P0	BIT(0)

/* RCC_MP_APRSTCR register fields */
#define RCC_MP_APRSTCR_RDCTLEN		BIT(0)
#define RCC_MP_APRSTCR_RSTTO_MASK	GENMASK(14, 8)
#define RCC_MP_APRSTCR_RSTTO_SHIFT	8

/* RCC_MP_APRSTSR register fields */
#define RCC_MP_APRSTSR_RSTTOV_MASK	GENMASK(14, 8)
#define RCC_MP_APRSTSR_RSTTOV_SHIFT	8

/* RCC_PWRLPDLYCR register fields */
#define RCC_PWRLPDLYCR_PWRLP_DLY_MASK	GENMASK(21, 0)
#define RCC_PWRLPDLYCR_PWRLP_DLY_SHIFT	0

/* RCC_MP_GRSTCSETR register fields */
#define RCC_MP_GRSTCSETR_MPSYSRST	BIT(0)
#define RCC_MP_GRSTCSETR_MPUP0RST	BIT(4)

/* RCC_BR_RSTSCLRR register fields */
#define RCC_BR_RSTSCLRR_PORRSTF		BIT(0)
#define RCC_BR_RSTSCLRR_BORRSTF		BIT(1)
#define RCC_BR_RSTSCLRR_PADRSTF		BIT(2)
#define RCC_BR_RSTSCLRR_HCSSRSTF	BIT(3)
#define RCC_BR_RSTSCLRR_VCORERSTF	BIT(4)
#define RCC_BR_RSTSCLRR_VCPURSTF	BIT(5)
#define RCC_BR_RSTSCLRR_MPSYSRSTF	BIT(6)
#define RCC_BR_RSTSCLRR_IWDG1RSTF	BIT(8)
#define RCC_BR_RSTSCLRR_IWDG2RSTF	BIT(9)
#define RCC_BR_RSTSCLRR_MPUP0RSTF	BIT(13)

/* RCC_MP_RSTSSETR register fields */
#define RCC_MP_RSTSSETR_PORRSTF		BIT(0)
#define RCC_MP_RSTSSETR_BORRSTF		BIT(1)
#define RCC_MP_RSTSSETR_PADRSTF		BIT(2)
#define RCC_MP_RSTSSETR_HCSSRSTF	BIT(3)
#define RCC_MP_RSTSSETR_VCORERSTF	BIT(4)
#define RCC_MP_RSTSSETR_VCPURSTF	BIT(5)
#define RCC_MP_RSTSSETR_MPSYSRSTF	BIT(6)
#define RCC_MP_RSTSSETR_IWDG1RSTF	BIT(8)
#define RCC_MP_RSTSSETR_IWDG2RSTF	BIT(9)
#define RCC_MP_RSTSSETR_STP2RSTF	BIT(10)
#define RCC_MP_RSTSSETR_STDBYRSTF	BIT(11)
#define RCC_MP_RSTSSETR_CSTDBYRSTF	BIT(12)
#define RCC_MP_RSTSSETR_MPUP0RSTF	BIT(13)
#define RCC_MP_RSTSSETR_SPARE		BIT(15)

/* RCC_MP_RSTSCLRR register fields */
#define RCC_MP_RSTSCLRR_PORRSTF		BIT(0)
#define RCC_MP_RSTSCLRR_BORRSTF		BIT(1)
#define RCC_MP_RSTSCLRR_PADRSTF		BIT(2)
#define RCC_MP_RSTSCLRR_HCSSRSTF	BIT(3)
#define RCC_MP_RSTSCLRR_VCORERSTF	BIT(4)
#define RCC_MP_RSTSCLRR_VCPURSTF	BIT(5)
#define RCC_MP_RSTSCLRR_MPSYSRSTF	BIT(6)
#define RCC_MP_RSTSCLRR_IWDG1RSTF	BIT(8)
#define RCC_MP_RSTSCLRR_IWDG2RSTF	BIT(9)
#define RCC_MP_RSTSCLRR_STP2RSTF	BIT(10)
#define RCC_MP_RSTSCLRR_STDBYRSTF	BIT(11)
#define RCC_MP_RSTSCLRR_CSTDBYRSTF	BIT(12)
#define RCC_MP_RSTSCLRR_MPUP0RSTF	BIT(13)
#define RCC_MP_RSTSCLRR_SPARE		BIT(15)

/* RCC_MP_IWDGFZSETR register fields */
#define RCC_MP_IWDGFZSETR_FZ_IWDG1	BIT(0)
#define RCC_MP_IWDGFZSETR_FZ_IWDG2	BIT(1)

/* RCC_MP_IWDGFZCLRR register fields */
#define RCC_MP_IWDGFZCLRR_FZ_IWDG1	BIT(0)
#define RCC_MP_IWDGFZCLRR_FZ_IWDG2	BIT(1)

/* RCC_MP_CIER register fields */
#define RCC_MP_CIER_LSIRDYIE		BIT(0)
#define RCC_MP_CIER_LSERDYIE		BIT(1)
#define RCC_MP_CIER_HSIRDYIE		BIT(2)
#define RCC_MP_CIER_HSERDYIE		BIT(3)
#define RCC_MP_CIER_CSIRDYIE		BIT(4)
#define RCC_MP_CIER_PLL1DYIE		BIT(8)
#define RCC_MP_CIER_PLL2DYIE		BIT(9)
#define RCC_MP_CIER_PLL3DYIE		BIT(10)
#define RCC_MP_CIER_PLL4DYIE		BIT(11)
#define RCC_MP_CIER_LSECSSIE		BIT(16)
#define RCC_MP_CIER_WKUPIE		BIT(20)

/* RCC_MP_CIFR register fields */
#define RCC_MP_CIFR_LSIRDYF		BIT(0)
#define RCC_MP_CIFR_LSERDYF		BIT(1)
#define RCC_MP_CIFR_HSIRDYF		BIT(2)
#define RCC_MP_CIFR_HSERDYF		BIT(3)
#define RCC_MP_CIFR_CSIRDYF		BIT(4)
#define RCC_MP_CIFR_PLL1DYF		BIT(8)
#define RCC_MP_CIFR_PLL2DYF		BIT(9)
#define RCC_MP_CIFR_PLL3DYF		BIT(10)
#define RCC_MP_CIFR_PLL4DYF		BIT(11)
#define RCC_MP_CIFR_LSECSSF		BIT(16)
#define RCC_MP_CIFR_WKUPF		BIT(20)

/* RCC_BDCR register fields */
#define RCC_BDCR_LSEON			BIT(0)
#define RCC_BDCR_LSEBYP			BIT(1)
#define RCC_BDCR_LSERDY			BIT(2)
#define RCC_BDCR_DIGBYP			BIT(3)
#define RCC_BDCR_LSEDRV_MASK		GENMASK(5, 4)
#define RCC_BDCR_LSECSSON		BIT(8)
#define RCC_BDCR_LSECSSD		BIT(9)
#define RCC_BDCR_RTCSRC_MASK		GENMASK(17, 16)
#define RCC_BDCR_RTCCKEN		BIT(20)
#define RCC_BDCR_VSWRST			BIT(31)
#define RCC_BDCR_LSEDRV_SHIFT		4
#define RCC_BDCR_RTCSRC_SHIFT		16

/* RCC_RDLSICR register fields */
#define RCC_RDLSICR_LSION		BIT(0)
#define RCC_RDLSICR_LSIRDY		BIT(1)
#define RCC_RDLSICR_MRD_MASK		GENMASK(20, 16)
#define RCC_RDLSICR_EADLY_MASK		GENMASK(26, 24)
#define RCC_RDLSICR_SPARE_MASK		GENMASK(31, 27)
#define RCC_RDLSICR_MRD_SHIFT		16
#define RCC_RDLSICR_EADLY_SHIFT		24
#define RCC_RDLSICR_SPARE_SHIFT		27

/* RCC_OCENSETR register fields */
#define RCC_OCENSETR_HSION		BIT(0)
#define RCC_OCENSETR_HSIKERON		BIT(1)
#define RCC_OCENSETR_CSION		BIT(4)
#define RCC_OCENSETR_CSIKERON		BIT(5)
#define RCC_OCENSETR_DIGBYP		BIT(7)
#define RCC_OCENSETR_HSEON		BIT(8)
#define RCC_OCENSETR_HSEKERON		BIT(9)
#define RCC_OCENSETR_HSEBYP		BIT(10)
#define RCC_OCENSETR_HSECSSON		BIT(11)

/* RCC_OCENCLRR register fields */
#define RCC_OCENCLRR_HSION		BIT(0)
#define RCC_OCENCLRR_HSIKERON		BIT(1)
#define RCC_OCENCLRR_CSION		BIT(4)
#define RCC_OCENCLRR_CSIKERON		BIT(5)
#define RCC_OCENCLRR_DIGBYP		BIT(7)
#define RCC_OCENCLRR_HSEON		BIT(8)
#define RCC_OCENCLRR_HSEKERON		BIT(9)
#define RCC_OCENCLRR_HSEBYP		BIT(10)

/* RCC_OCRDYR register fields */
#define RCC_OCRDYR_HSIRDY		BIT(0)
#define RCC_OCRDYR_HSIDIVRDY		BIT(2)
#define RCC_OCRDYR_CSIRDY		BIT(4)
#define RCC_OCRDYR_HSERDY		BIT(8)
#define RCC_OCRDYR_MPUCKRDY		BIT(23)
#define RCC_OCRDYR_AXICKRDY		BIT(24)

/* RCC_HSICFGR register fields */
#define RCC_HSICFGR_HSIDIV_MASK		GENMASK(1, 0)
#define RCC_HSICFGR_HSITRIM_MASK	GENMASK(14, 8)
#define RCC_HSICFGR_HSICAL_MASK		GENMASK(27, 16)
#define RCC_HSICFGR_HSIDIV_SHIFT	0
#define RCC_HSICFGR_HSITRIM_SHIFT	8
#define RCC_HSICFGR_HSICAL_SHIFT	16

/* RCC_CSICFGR register fields */
#define RCC_CSICFGR_CSITRIM_MASK	GENMASK(12, 8)
#define RCC_CSICFGR_CSICAL_MASK		GENMASK(23, 16)
#define RCC_CSICFGR_CSITRIM_SHIFT	8
#define RCC_CSICFGR_CSICAL_SHIFT	16

/* RCC_MCO1CFGR register fields */
#define RCC_MCO1CFGR_MCO1SEL_MASK	GENMASK(2, 0)
#define RCC_MCO1CFGR_MCO1DIV_MASK	GENMASK(7, 4)
#define RCC_MCO1CFGR_MCO1ON		BIT(12)
#define RCC_MCO1CFGR_MCO1SEL_SHIFT	0
#define RCC_MCO1CFGR_MCO1DIV_SHIFT	4

/* RCC_MCO2CFGR register fields */
#define RCC_MCO2CFGR_MCO2SEL_MASK	GENMASK(2, 0)
#define RCC_MCO2CFGR_MCO2DIV_MASK	GENMASK(7, 4)
#define RCC_MCO2CFGR_MCO2ON		BIT(12)
#define RCC_MCO2CFGR_MCO2SEL_SHIFT	0
#define RCC_MCO2CFGR_MCO2DIV_SHIFT	4

/* RCC_DBGCFGR register fields */
#define RCC_DBGCFGR_TRACEDIV_MASK	GENMASK(2, 0)
#define RCC_DBGCFGR_DBGCKEN		BIT(8)
#define RCC_DBGCFGR_TRACECKEN		BIT(9)
#define RCC_DBGCFGR_DBGRST		BIT(12)
#define RCC_DBGCFGR_TRACEDIV_SHIFT	0

/* RCC_RCK12SELR register fields */
#define RCC_RCK12SELR_PLL12SRC_MASK	GENMASK(1, 0)
#define RCC_RCK12SELR_PLL12SRCRDY	BIT(31)
#define RCC_RCK12SELR_PLL12SRC_SHIFT	0

/* RCC_RCK3SELR register fields */
#define RCC_RCK3SELR_PLL3SRC_MASK	GENMASK(1, 0)
#define RCC_RCK3SELR_PLL3SRCRDY		BIT(31)
#define RCC_RCK3SELR_PLL3SRC_SHIFT	0

/* RCC_RCK4SELR register fields */
#define RCC_RCK4SELR_PLL4SRC_MASK	GENMASK(1, 0)
#define RCC_RCK4SELR_PLL4SRCRDY		BIT(31)
#define RCC_RCK4SELR_PLL4SRC_SHIFT	0

/* RCC_PLL1CR register fields */
#define RCC_PLL1CR_PLLON		BIT(0)
#define RCC_PLL1CR_PLL1RDY		BIT(1)
#define RCC_PLL1CR_SSCG_CTRL		BIT(2)
#define RCC_PLL1CR_DIVPEN		BIT(4)
#define RCC_PLL1CR_DIVQEN		BIT(5)
#define RCC_PLL1CR_DIVREN		BIT(6)

/* RCC_PLL1CFGR1 register fields */
#define RCC_PLL1CFGR1_DIVN_MASK		GENMASK(8, 0)
#define RCC_PLL1CFGR1_DIVM1_MASK	GENMASK(21, 16)
#define RCC_PLL1CFGR1_DIVN_SHIFT	0
#define RCC_PLL1CFGR1_DIVM1_SHIFT	16

/* RCC_PLL1CFGR2 register fields */
#define RCC_PLL1CFGR2_DIVP_MASK		GENMASK(6, 0)
#define RCC_PLL1CFGR2_DIVQ_MASK		GENMASK(14, 8)
#define RCC_PLL1CFGR2_DIVR_MASK		GENMASK(22, 16)
#define RCC_PLL1CFGR2_DIVP_SHIFT	0
#define RCC_PLL1CFGR2_DIVQ_SHIFT	8
#define RCC_PLL1CFGR2_DIVR_SHIFT	16

/* RCC_PLL1FRACR register fields */
#define RCC_PLL1FRACR_FRACV_MASK	GENMASK(15, 3)
#define RCC_PLL1FRACR_FRACLE		BIT(16)
#define RCC_PLL1FRACR_FRACV_SHIFT	3

/* RCC_PLL1CSGR register fields */
#define RCC_PLL1CSGR_MOD_PER_MASK	GENMASK(12, 0)
#define RCC_PLL1CSGR_TPDFN_DIS		BIT(13)
#define RCC_PLL1CSGR_RPDFN_DIS		BIT(14)
#define RCC_PLL1CSGR_SSCG_MODE		BIT(15)
#define RCC_PLL1CSGR_INC_STEP_MASK	GENMASK(30, 16)
#define RCC_PLL1CSGR_MOD_PER_SHIFT	0
#define RCC_PLL1CSGR_INC_STEP_SHIFT	16

/* RCC_PLL2CR register fields */
#define RCC_PLL2CR_PLLON		BIT(0)
#define RCC_PLL2CR_PLL2RDY		BIT(1)
#define RCC_PLL2CR_SSCG_CTRL		BIT(2)
#define RCC_PLL2CR_DIVPEN		BIT(4)
#define RCC_PLL2CR_DIVQEN		BIT(5)
#define RCC_PLL2CR_DIVREN		BIT(6)

/* RCC_PLL2CFGR1 register fields */
#define RCC_PLL2CFGR1_DIVN_MASK		GENMASK(8, 0)
#define RCC_PLL2CFGR1_DIVM2_MASK	GENMASK(21, 16)
#define RCC_PLL2CFGR1_DIVN_SHIFT	0
#define RCC_PLL2CFGR1_DIVM2_SHIFT	16

/* RCC_PLL2CFGR2 register fields */
#define RCC_PLL2CFGR2_DIVP_MASK		GENMASK(6, 0)
#define RCC_PLL2CFGR2_DIVQ_MASK		GENMASK(14, 8)
#define RCC_PLL2CFGR2_DIVR_MASK		GENMASK(22, 16)
#define RCC_PLL2CFGR2_DIVP_SHIFT	0
#define RCC_PLL2CFGR2_DIVQ_SHIFT	8
#define RCC_PLL2CFGR2_DIVR_SHIFT	16

/* RCC_PLL2FRACR register fields */
#define RCC_PLL2FRACR_FRACV_MASK	GENMASK(15, 3)
#define RCC_PLL2FRACR_FRACLE		BIT(16)
#define RCC_PLL2FRACR_FRACV_SHIFT	3

/* RCC_PLL2CSGR register fields */
#define RCC_PLL2CSGR_MOD_PER_MASK	GENMASK(12, 0)
#define RCC_PLL2CSGR_TPDFN_DIS		BIT(13)
#define RCC_PLL2CSGR_RPDFN_DIS		BIT(14)
#define RCC_PLL2CSGR_SSCG_MODE		BIT(15)
#define RCC_PLL2CSGR_INC_STEP_MASK	GENMASK(30, 16)
#define RCC_PLL2CSGR_MOD_PER_SHIFT	0
#define RCC_PLL2CSGR_INC_STEP_SHIFT	16

/* RCC_PLL3CR register fields */
#define RCC_PLL3CR_PLLON		BIT(0)
#define RCC_PLL3CR_PLL3RDY		BIT(1)
#define RCC_PLL3CR_SSCG_CTRL		BIT(2)
#define RCC_PLL3CR_DIVPEN		BIT(4)
#define RCC_PLL3CR_DIVQEN		BIT(5)
#define RCC_PLL3CR_DIVREN		BIT(6)

/* RCC_PLL3CFGR1 register fields */
#define RCC_PLL3CFGR1_DIVN_MASK		GENMASK(8, 0)
#define RCC_PLL3CFGR1_DIVM3_MASK	GENMASK(21, 16)
#define RCC_PLL3CFGR1_IFRGE_MASK	GENMASK(25, 24)
#define RCC_PLL3CFGR1_DIVN_SHIFT	0
#define RCC_PLL3CFGR1_DIVM3_SHIFT	16
#define RCC_PLL3CFGR1_IFRGE_SHIFT	24

/* RCC_PLL3CFGR2 register fields */
#define RCC_PLL3CFGR2_DIVP_MASK		GENMASK(6, 0)
#define RCC_PLL3CFGR2_DIVQ_MASK		GENMASK(14, 8)
#define RCC_PLL3CFGR2_DIVR_MASK		GENMASK(22, 16)
#define RCC_PLL3CFGR2_DIVP_SHIFT	0
#define RCC_PLL3CFGR2_DIVQ_SHIFT	8
#define RCC_PLL3CFGR2_DIVR_SHIFT	16

/* RCC_PLL3FRACR register fields */
#define RCC_PLL3FRACR_FRACV_MASK	GENMASK(15, 3)
#define RCC_PLL3FRACR_FRACLE		BIT(16)
#define RCC_PLL3FRACR_FRACV_SHIFT	3

/* RCC_PLL3CSGR register fields */
#define RCC_PLL3CSGR_MOD_PER_MASK	GENMASK(12, 0)
#define RCC_PLL3CSGR_TPDFN_DIS		BIT(13)
#define RCC_PLL3CSGR_RPDFN_DIS		BIT(14)
#define RCC_PLL3CSGR_SSCG_MODE		BIT(15)
#define RCC_PLL3CSGR_INC_STEP_MASK	GENMASK(30, 16)
#define RCC_PLL3CSGR_MOD_PER_SHIFT	0
#define RCC_PLL3CSGR_INC_STEP_SHIFT	16

/* RCC_PLL4CR register fields */
#define RCC_PLL4CR_PLLON		BIT(0)
#define RCC_PLL4CR_PLL4RDY		BIT(1)
#define RCC_PLL4CR_SSCG_CTRL		BIT(2)
#define RCC_PLL4CR_DIVPEN		BIT(4)
#define RCC_PLL4CR_DIVQEN		BIT(5)
#define RCC_PLL4CR_DIVREN		BIT(6)

/* RCC_PLL4CFGR1 register fields */
#define RCC_PLL4CFGR1_DIVN_MASK		GENMASK(8, 0)
#define RCC_PLL4CFGR1_DIVM4_MASK	GENMASK(21, 16)
#define RCC_PLL4CFGR1_IFRGE_MASK	GENMASK(25, 24)
#define RCC_PLL4CFGR1_DIVN_SHIFT	0
#define RCC_PLL4CFGR1_DIVM4_SHIFT	16
#define RCC_PLL4CFGR1_IFRGE_SHIFT	24

/* RCC_PLL4CFGR2 register fields */
#define RCC_PLL4CFGR2_DIVP_MASK		GENMASK(6, 0)
#define RCC_PLL4CFGR2_DIVQ_MASK		GENMASK(14, 8)
#define RCC_PLL4CFGR2_DIVR_MASK		GENMASK(22, 16)
#define RCC_PLL4CFGR2_DIVP_SHIFT	0
#define RCC_PLL4CFGR2_DIVQ_SHIFT	8
#define RCC_PLL4CFGR2_DIVR_SHIFT	16

/* RCC_PLL4FRACR register fields */
#define RCC_PLL4FRACR_FRACV_MASK	GENMASK(15, 3)
#define RCC_PLL4FRACR_FRACLE		BIT(16)
#define RCC_PLL4FRACR_FRACV_SHIFT	3

/* RCC_PLL4CSGR register fields */
#define RCC_PLL4CSGR_MOD_PER_MASK	GENMASK(12, 0)
#define RCC_PLL4CSGR_TPDFN_DIS		BIT(13)
#define RCC_PLL4CSGR_RPDFN_DIS		BIT(14)
#define RCC_PLL4CSGR_SSCG_MODE		BIT(15)
#define RCC_PLL4CSGR_INC_STEP_MASK	GENMASK(30, 16)
#define RCC_PLL4CSGR_MOD_PER_SHIFT	0
#define RCC_PLL4CSGR_INC_STEP_SHIFT	16

/* RCC_MPCKSELR register fields */
#define RCC_MPCKSELR_MPUSRC_MASK	GENMASK(1, 0)
#define RCC_MPCKSELR_MPUSRCRDY		BIT(31)
#define RCC_MPCKSELR_MPUSRC_SHIFT	0

/* RCC_ASSCKSELR register fields */
#define RCC_ASSCKSELR_AXISSRC_MASK	GENMASK(2, 0)
#define RCC_ASSCKSELR_AXISSRCRDY	BIT(31)
#define RCC_ASSCKSELR_AXISSRC_SHIFT	0

/* RCC_MSSCKSELR register fields */
#define RCC_MSSCKSELR_MLAHBSSRC_MASK	GENMASK(1, 0)
#define RCC_MSSCKSELR_MLAHBSSRCRDY	BIT(31)
#define RCC_MSSCKSELR_MLAHBSSRC_SHIFT	0

/* RCC_CPERCKSELR register fields */
#define RCC_CPERCKSELR_CKPERSRC_MASK	GENMASK(1, 0)
#define RCC_CPERCKSELR_CKPERSRC_SHIFT	0

/* RCC_RTCDIVR register fields */
#define RCC_RTCDIVR_RTCDIV_MASK		GENMASK(5, 0)
#define RCC_RTCDIVR_RTCDIV_SHIFT	0

/* RCC_MPCKDIVR register fields */
#define RCC_MPCKDIVR_MPUDIV_MASK	GENMASK(3, 0)
#define RCC_MPCKDIVR_MPUDIVRDY		BIT(31)
#define RCC_MPCKDIVR_MPUDIV_SHIFT	0

/* RCC_AXIDIVR register fields */
#define RCC_AXIDIVR_AXIDIV_MASK		GENMASK(2, 0)
#define RCC_AXIDIVR_AXIDIVRDY		BIT(31)
#define RCC_AXIDIVR_AXIDIV_SHIFT	0

/* RCC_MLAHBDIVR register fields */
#define RCC_MLAHBDIVR_MLAHBDIV_MASK	GENMASK(3, 0)
#define RCC_MLAHBDIVR_MLAHBDIVRDY	BIT(31)
#define RCC_MLAHBDIVR_MLAHBDIV_SHIFT	0

/* RCC_APB1DIVR register fields */
#define RCC_APB1DIVR_APB1DIV_MASK	GENMASK(2, 0)
#define RCC_APB1DIVR_APB1DIVRDY		BIT(31)
#define RCC_APB1DIVR_APB1DIV_SHIFT	0

/* RCC_APB2DIVR register fields */
#define RCC_APB2DIVR_APB2DIV_MASK	GENMASK(2, 0)
#define RCC_APB2DIVR_APB2DIVRDY		BIT(31)
#define RCC_APB2DIVR_APB2DIV_SHIFT	0

/* RCC_APB3DIVR register fields */
#define RCC_APB3DIVR_APB3DIV_MASK	GENMASK(2, 0)
#define RCC_APB3DIVR_APB3DIVRDY		BIT(31)
#define RCC_APB3DIVR_APB3DIV_SHIFT	0

/* RCC_APB4DIVR register fields */
#define RCC_APB4DIVR_APB4DIV_MASK	GENMASK(2, 0)
#define RCC_APB4DIVR_APB4DIVRDY		BIT(31)
#define RCC_APB4DIVR_APB4DIV_SHIFT	0

/* RCC_APB5DIVR register fields */
#define RCC_APB5DIVR_APB5DIV_MASK	GENMASK(2, 0)
#define RCC_APB5DIVR_APB5DIVRDY		BIT(31)
#define RCC_APB5DIVR_APB5DIV_SHIFT	0

/* RCC_APB6DIVR register fields */
#define RCC_APB6DIVR_APB6DIV_MASK	GENMASK(2, 0)
#define RCC_APB6DIVR_APB6DIVRDY		BIT(31)
#define RCC_APB6DIVR_APB6DIV_SHIFT	0

/* RCC_TIMG1PRER register fields */
#define RCC_TIMG1PRER_TIMG1PRE		BIT(0)
#define RCC_TIMG1PRER_TIMG1PRERDY	BIT(31)

/* RCC_TIMG2PRER register fields */
#define RCC_TIMG2PRER_TIMG2PRE		BIT(0)
#define RCC_TIMG2PRER_TIMG2PRERDY	BIT(31)

/* RCC_TIMG3PRER register fields */
#define RCC_TIMG3PRER_TIMG3PRE		BIT(0)
#define RCC_TIMG3PRER_TIMG3PRERDY	BIT(31)

/* RCC_DDRITFCR register fields */
#define RCC_DDRITFCR_DDRC1EN		BIT(0)
#define RCC_DDRITFCR_DDRC1LPEN		BIT(1)
#define RCC_DDRITFCR_DDRPHYCEN		BIT(4)
#define RCC_DDRITFCR_DDRPHYCLPEN	BIT(5)
#define RCC_DDRITFCR_DDRCAPBEN		BIT(6)
#define RCC_DDRITFCR_DDRCAPBLPEN	BIT(7)
#define RCC_DDRITFCR_AXIDCGEN		BIT(8)
#define RCC_DDRITFCR_DDRPHYCAPBEN	BIT(9)
#define RCC_DDRITFCR_DDRPHYCAPBLPEN	BIT(10)
#define RCC_DDRITFCR_KERDCG_DLY_MASK	GENMASK(13, 11)
#define RCC_DDRITFCR_DDRCAPBRST		BIT(14)
#define RCC_DDRITFCR_DDRCAXIRST		BIT(15)
#define RCC_DDRITFCR_DDRCORERST		BIT(16)
#define RCC_DDRITFCR_DPHYAPBRST		BIT(17)
#define RCC_DDRITFCR_DPHYRST		BIT(18)
#define RCC_DDRITFCR_DPHYCTLRST		BIT(19)
#define RCC_DDRITFCR_DDRCKMOD_MASK	GENMASK(22, 20)
#define RCC_DDRITFCR_GSKPMOD		BIT(23)
#define RCC_DDRITFCR_GSKPCTRL		BIT(24)
#define RCC_DDRITFCR_DFILP_WIDTH_MASK	GENMASK(27, 25)
#define RCC_DDRITFCR_GSKP_DUR_MASK	GENMASK(31, 28)
#define RCC_DDRITFCR_KERDCG_DLY_SHIFT	11
#define RCC_DDRITFCR_DDRCKMOD_SHIFT	20
#define RCC_DDRITFCR_DFILP_WIDTH_SHIFT	25
#define RCC_DDRITFCR_GSKP_DUR_SHIFT	28

/* RCC_I2C12CKSELR register fields */
#define RCC_I2C12CKSELR_I2C12SRC_MASK	GENMASK(2, 0)
#define RCC_I2C12CKSELR_I2C12SRC_SHIFT	0

/* RCC_I2C345CKSELR register fields */
#define RCC_I2C345CKSELR_I2C3SRC_MASK	GENMASK(2, 0)
#define RCC_I2C345CKSELR_I2C4SRC_MASK	GENMASK(5, 3)
#define RCC_I2C345CKSELR_I2C5SRC_MASK	GENMASK(8, 6)
#define RCC_I2C345CKSELR_I2C3SRC_SHIFT	0
#define RCC_I2C345CKSELR_I2C4SRC_SHIFT	3
#define RCC_I2C345CKSELR_I2C5SRC_SHIFT	6

/* RCC_SPI2S1CKSELR register fields */
#define RCC_SPI2S1CKSELR_SPI1SRC_MASK	GENMASK(2, 0)
#define RCC_SPI2S1CKSELR_SPI1SRC_SHIFT	0

/* RCC_SPI2S23CKSELR register fields */
#define RCC_SPI2S23CKSELR_SPI23SRC_MASK	GENMASK(2, 0)
#define RCC_SPI2S23CKSELR_SPI23SRC_SHIFT	0

/* RCC_SPI45CKSELR register fields */
#define RCC_SPI45CKSELR_SPI4SRC_MASK	GENMASK(2, 0)
#define RCC_SPI45CKSELR_SPI5SRC_MASK	GENMASK(5, 3)
#define RCC_SPI45CKSELR_SPI4SRC_SHIFT	0
#define RCC_SPI45CKSELR_SPI5SRC_SHIFT	3

/* RCC_UART12CKSELR register fields */
#define RCC_UART12CKSELR_UART1SRC_MASK	GENMASK(2, 0)
#define RCC_UART12CKSELR_UART2SRC_MASK	GENMASK(5, 3)
#define RCC_UART12CKSELR_UART1SRC_SHIFT	0
#define RCC_UART12CKSELR_UART2SRC_SHIFT	3

/* RCC_UART35CKSELR register fields */
#define RCC_UART35CKSELR_UART35SRC_MASK	GENMASK(2, 0)
#define RCC_UART35CKSELR_UART35SRC_SHIFT	0

/* RCC_UART4CKSELR register fields */
#define RCC_UART4CKSELR_UART4SRC_MASK	GENMASK(2, 0)
#define RCC_UART4CKSELR_UART4SRC_SHIFT	0

/* RCC_UART6CKSELR register fields */
#define RCC_UART6CKSELR_UART6SRC_MASK	GENMASK(2, 0)
#define RCC_UART6CKSELR_UART6SRC_SHIFT	0

/* RCC_UART78CKSELR register fields */
#define RCC_UART78CKSELR_UART78SRC_MASK	GENMASK(2, 0)
#define RCC_UART78CKSELR_UART78SRC_SHIFT	0

/* RCC_LPTIM1CKSELR register fields */
#define RCC_LPTIM1CKSELR_LPTIM1SRC_MASK	GENMASK(2, 0)
#define RCC_LPTIM1CKSELR_LPTIM1SRC_SHIFT	0

/* RCC_LPTIM23CKSELR register fields */
#define RCC_LPTIM23CKSELR_LPTIM2SRC_MASK	GENMASK(2, 0)
#define RCC_LPTIM23CKSELR_LPTIM3SRC_MASK	GENMASK(5, 3)
#define RCC_LPTIM23CKSELR_LPTIM2SRC_SHIFT	0
#define RCC_LPTIM23CKSELR_LPTIM3SRC_SHIFT	3

/* RCC_LPTIM45CKSELR register fields */
#define RCC_LPTIM45CKSELR_LPTIM45SRC_MASK	GENMASK(2, 0)
#define RCC_LPTIM45CKSELR_LPTIM45SRC_SHIFT	0

/* RCC_SAI1CKSELR register fields */
#define RCC_SAI1CKSELR_SAI1SRC_MASK	GENMASK(2, 0)
#define RCC_SAI1CKSELR_SAI1SRC_SHIFT	0

/* RCC_SAI2CKSELR register fields */
#define RCC_SAI2CKSELR_SAI2SRC_MASK	GENMASK(2, 0)
#define RCC_SAI2CKSELR_SAI2SRC_SHIFT	0

/* RCC_FDCANCKSELR register fields */
#define RCC_FDCANCKSELR_FDCANSRC_MASK	GENMASK(1, 0)
#define RCC_FDCANCKSELR_FDCANSRC_SHIFT	0

/* RCC_SPDIFCKSELR register fields */
#define RCC_SPDIFCKSELR_SPDIFSRC_MASK	GENMASK(1, 0)
#define RCC_SPDIFCKSELR_SPDIFSRC_SHIFT	0

/* RCC_ADC12CKSELR register fields */
#define RCC_ADC12CKSELR_ADC1SRC_MASK	GENMASK(1, 0)
#define RCC_ADC12CKSELR_ADC2SRC_MASK	GENMASK(3, 2)
#define RCC_ADC12CKSELR_ADC1SRC_SHIFT	0
#define RCC_ADC12CKSELR_ADC2SRC_SHIFT	2

/* RCC_SDMMC12CKSELR register fields */
#define RCC_SDMMC12CKSELR_SDMMC1SRC_MASK	GENMASK(2, 0)
#define RCC_SDMMC12CKSELR_SDMMC2SRC_MASK	GENMASK(5, 3)
#define RCC_SDMMC12CKSELR_SDMMC1SRC_SHIFT	0
#define RCC_SDMMC12CKSELR_SDMMC2SRC_SHIFT	3

/* RCC_ETH12CKSELR register fields */
#define RCC_ETH12CKSELR_ETH1SRC_MASK	GENMASK(1, 0)
#define RCC_ETH12CKSELR_ETH1PTPDIV_MASK	GENMASK(7, 4)
#define RCC_ETH12CKSELR_ETH2SRC_MASK	GENMASK(9, 8)
#define RCC_ETH12CKSELR_ETH2PTPDIV_MASK	GENMASK(15, 12)
#define RCC_ETH12CKSELR_ETH1SRC_SHIFT	0
#define RCC_ETH12CKSELR_ETH1PTPDIV_SHIFT	4
#define RCC_ETH12CKSELR_ETH2SRC_SHIFT	8
#define RCC_ETH12CKSELR_ETH2PTPDIV_SHIFT	12

/* RCC_USBCKSELR register fields */
#define RCC_USBCKSELR_USBPHYSRC_MASK	GENMASK(1, 0)
#define RCC_USBCKSELR_USBOSRC		BIT(4)
#define RCC_USBCKSELR_USBPHYSRC_SHIFT	0

/* RCC_QSPICKSELR register fields */
#define RCC_QSPICKSELR_QSPISRC_MASK	GENMASK(1, 0)
#define RCC_QSPICKSELR_QSPISRC_SHIFT	0

/* RCC_FMCCKSELR register fields */
#define RCC_FMCCKSELR_FMCSRC_MASK	GENMASK(1, 0)
#define RCC_FMCCKSELR_FMCSRC_SHIFT	0

/* RCC_RNG1CKSELR register fields */
#define RCC_RNG1CKSELR_RNG1SRC_MASK	GENMASK(1, 0)
#define RCC_RNG1CKSELR_RNG1SRC_SHIFT	0

/* RCC_STGENCKSELR register fields */
#define RCC_STGENCKSELR_STGENSRC_MASK	GENMASK(1, 0)
#define RCC_STGENCKSELR_STGENSRC_SHIFT	0

/* RCC_DCMIPPCKSELR register fields */
#define RCC_DCMIPPCKSELR_DCMIPPSRC_MASK	GENMASK(1, 0)
#define RCC_DCMIPPCKSELR_DCMIPPSRC_SHIFT	0

/* RCC_SAESCKSELR register fields */
#define RCC_SAESCKSELR_SAESSRC_MASK	GENMASK(1, 0)
#define RCC_SAESCKSELR_SAESSRC_SHIFT	0

/* RCC_APB1RSTSETR register fields */
#define RCC_APB1RSTSETR_TIM2RST		BIT(0)
#define RCC_APB1RSTSETR_TIM3RST		BIT(1)
#define RCC_APB1RSTSETR_TIM4RST		BIT(2)
#define RCC_APB1RSTSETR_TIM5RST		BIT(3)
#define RCC_APB1RSTSETR_TIM6RST		BIT(4)
#define RCC_APB1RSTSETR_TIM7RST		BIT(5)
#define RCC_APB1RSTSETR_LPTIM1RST	BIT(9)
#define RCC_APB1RSTSETR_SPI2RST		BIT(11)
#define RCC_APB1RSTSETR_SPI3RST		BIT(12)
#define RCC_APB1RSTSETR_USART3RST	BIT(15)
#define RCC_APB1RSTSETR_UART4RST	BIT(16)
#define RCC_APB1RSTSETR_UART5RST	BIT(17)
#define RCC_APB1RSTSETR_UART7RST	BIT(18)
#define RCC_APB1RSTSETR_UART8RST	BIT(19)
#define RCC_APB1RSTSETR_I2C1RST		BIT(21)
#define RCC_APB1RSTSETR_I2C2RST		BIT(22)
#define RCC_APB1RSTSETR_SPDIFRST	BIT(26)

/* RCC_APB1RSTCLRR register fields */
#define RCC_APB1RSTCLRR_TIM2RST		BIT(0)
#define RCC_APB1RSTCLRR_TIM3RST		BIT(1)
#define RCC_APB1RSTCLRR_TIM4RST		BIT(2)
#define RCC_APB1RSTCLRR_TIM5RST		BIT(3)
#define RCC_APB1RSTCLRR_TIM6RST		BIT(4)
#define RCC_APB1RSTCLRR_TIM7RST		BIT(5)
#define RCC_APB1RSTCLRR_LPTIM1RST	BIT(9)
#define RCC_APB1RSTCLRR_SPI2RST		BIT(11)
#define RCC_APB1RSTCLRR_SPI3RST		BIT(12)
#define RCC_APB1RSTCLRR_USART3RST	BIT(15)
#define RCC_APB1RSTCLRR_UART4RST	BIT(16)
#define RCC_APB1RSTCLRR_UART5RST	BIT(17)
#define RCC_APB1RSTCLRR_UART7RST	BIT(18)
#define RCC_APB1RSTCLRR_UART8RST	BIT(19)
#define RCC_APB1RSTCLRR_I2C1RST		BIT(21)
#define RCC_APB1RSTCLRR_I2C2RST		BIT(22)
#define RCC_APB1RSTCLRR_SPDIFRST	BIT(26)

/* RCC_APB2RSTSETR register fields */
#define RCC_APB2RSTSETR_TIM1RST		BIT(0)
#define RCC_APB2RSTSETR_TIM8RST		BIT(1)
#define RCC_APB2RSTSETR_SPI1RST		BIT(8)
#define RCC_APB2RSTSETR_USART6RST	BIT(13)
#define RCC_APB2RSTSETR_SAI1RST		BIT(16)
#define RCC_APB2RSTSETR_SAI2RST		BIT(17)
#define RCC_APB2RSTSETR_DFSDMRST	BIT(20)
#define RCC_APB2RSTSETR_FDCANRST	BIT(24)

/* RCC_APB2RSTCLRR register fields */
#define RCC_APB2RSTCLRR_TIM1RST		BIT(0)
#define RCC_APB2RSTCLRR_TIM8RST		BIT(1)
#define RCC_APB2RSTCLRR_SPI1RST		BIT(8)
#define RCC_APB2RSTCLRR_USART6RST	BIT(13)
#define RCC_APB2RSTCLRR_SAI1RST		BIT(16)
#define RCC_APB2RSTCLRR_SAI2RST		BIT(17)
#define RCC_APB2RSTCLRR_DFSDMRST	BIT(20)
#define RCC_APB2RSTCLRR_FDCANRST	BIT(24)

/* RCC_APB3RSTSETR register fields */
#define RCC_APB3RSTSETR_LPTIM2RST	BIT(0)
#define RCC_APB3RSTSETR_LPTIM3RST	BIT(1)
#define RCC_APB3RSTSETR_LPTIM4RST	BIT(2)
#define RCC_APB3RSTSETR_LPTIM5RST	BIT(3)
#define RCC_APB3RSTSETR_SYSCFGRST	BIT(11)
#define RCC_APB3RSTSETR_VREFRST		BIT(13)
#define RCC_APB3RSTSETR_DTSRST		BIT(16)
#define RCC_APB3RSTSETR_PMBCTRLRST	BIT(17)

/* RCC_APB3RSTCLRR register fields */
#define RCC_APB3RSTCLRR_LPTIM2RST	BIT(0)
#define RCC_APB3RSTCLRR_LPTIM3RST	BIT(1)
#define RCC_APB3RSTCLRR_LPTIM4RST	BIT(2)
#define RCC_APB3RSTCLRR_LPTIM5RST	BIT(3)
#define RCC_APB3RSTCLRR_SYSCFGRST	BIT(11)
#define RCC_APB3RSTCLRR_VREFRST		BIT(13)
#define RCC_APB3RSTCLRR_DTSRST		BIT(16)
#define RCC_APB3RSTCLRR_PMBCTRLRST	BIT(17)

/* RCC_APB4RSTSETR register fields */
#define RCC_APB4RSTSETR_LTDCRST		BIT(0)
#define RCC_APB4RSTSETR_DCMIPPRST	BIT(1)
#define RCC_APB4RSTSETR_DDRPERFMRST	BIT(8)
#define RCC_APB4RSTSETR_USBPHYRST	BIT(16)

/* RCC_APB4RSTCLRR register fields */
#define RCC_APB4RSTCLRR_LTDCRST		BIT(0)
#define RCC_APB4RSTCLRR_DCMIPPRST	BIT(1)
#define RCC_APB4RSTCLRR_DDRPERFMRST	BIT(8)
#define RCC_APB4RSTCLRR_USBPHYRST	BIT(16)

/* RCC_APB5RSTSETR register fields */
#define RCC_APB5RSTSETR_STGENRST	BIT(20)

/* RCC_APB5RSTCLRR register fields */
#define RCC_APB5RSTCLRR_STGENRST	BIT(20)

/* RCC_APB6RSTSETR register fields */
#define RCC_APB6RSTSETR_USART1RST	BIT(0)
#define RCC_APB6RSTSETR_USART2RST	BIT(1)
#define RCC_APB6RSTSETR_SPI4RST		BIT(2)
#define RCC_APB6RSTSETR_SPI5RST		BIT(3)
#define RCC_APB6RSTSETR_I2C3RST		BIT(4)
#define RCC_APB6RSTSETR_I2C4RST		BIT(5)
#define RCC_APB6RSTSETR_I2C5RST		BIT(6)
#define RCC_APB6RSTSETR_TIM12RST	BIT(7)
#define RCC_APB6RSTSETR_TIM13RST	BIT(8)
#define RCC_APB6RSTSETR_TIM14RST	BIT(9)
#define RCC_APB6RSTSETR_TIM15RST	BIT(10)
#define RCC_APB6RSTSETR_TIM16RST	BIT(11)
#define RCC_APB6RSTSETR_TIM17RST	BIT(12)

/* RCC_APB6RSTCLRR register fields */
#define RCC_APB6RSTCLRR_USART1RST	BIT(0)
#define RCC_APB6RSTCLRR_USART2RST	BIT(1)
#define RCC_APB6RSTCLRR_SPI4RST		BIT(2)
#define RCC_APB6RSTCLRR_SPI5RST		BIT(3)
#define RCC_APB6RSTCLRR_I2C3RST		BIT(4)
#define RCC_APB6RSTCLRR_I2C4RST		BIT(5)
#define RCC_APB6RSTCLRR_I2C5RST		BIT(6)
#define RCC_APB6RSTCLRR_TIM12RST	BIT(7)
#define RCC_APB6RSTCLRR_TIM13RST	BIT(8)
#define RCC_APB6RSTCLRR_TIM14RST	BIT(9)
#define RCC_APB6RSTCLRR_TIM15RST	BIT(10)
#define RCC_APB6RSTCLRR_TIM16RST	BIT(11)
#define RCC_APB6RSTCLRR_TIM17RST	BIT(12)

/* RCC_AHB2RSTSETR register fields */
#define RCC_AHB2RSTSETR_DMA1RST		BIT(0)
#define RCC_AHB2RSTSETR_DMA2RST		BIT(1)
#define RCC_AHB2RSTSETR_DMAMUX1RST	BIT(2)
#define RCC_AHB2RSTSETR_DMA3RST		BIT(3)
#define RCC_AHB2RSTSETR_DMAMUX2RST	BIT(4)
#define RCC_AHB2RSTSETR_ADC1RST		BIT(5)
#define RCC_AHB2RSTSETR_ADC2RST		BIT(6)
#define RCC_AHB2RSTSETR_USBORST		BIT(8)

/* RCC_AHB2RSTCLRR register fields */
#define RCC_AHB2RSTCLRR_DMA1RST		BIT(0)
#define RCC_AHB2RSTCLRR_DMA2RST		BIT(1)
#define RCC_AHB2RSTCLRR_DMAMUX1RST	BIT(2)
#define RCC_AHB2RSTCLRR_DMA3RST		BIT(3)
#define RCC_AHB2RSTCLRR_DMAMUX2RST	BIT(4)
#define RCC_AHB2RSTCLRR_ADC1RST		BIT(5)
#define RCC_AHB2RSTCLRR_ADC2RST		BIT(6)
#define RCC_AHB2RSTCLRR_USBORST		BIT(8)

/* RCC_AHB4RSTSETR register fields */
#define RCC_AHB4RSTSETR_GPIOARST	BIT(0)
#define RCC_AHB4RSTSETR_GPIOBRST	BIT(1)
#define RCC_AHB4RSTSETR_GPIOCRST	BIT(2)
#define RCC_AHB4RSTSETR_GPIODRST	BIT(3)
#define RCC_AHB4RSTSETR_GPIOERST	BIT(4)
#define RCC_AHB4RSTSETR_GPIOFRST	BIT(5)
#define RCC_AHB4RSTSETR_GPIOGRST	BIT(6)
#define RCC_AHB4RSTSETR_GPIOHRST	BIT(7)
#define RCC_AHB4RSTSETR_GPIOIRST	BIT(8)
#define RCC_AHB4RSTSETR_TSCRST		BIT(15)

/* RCC_AHB4RSTCLRR register fields */
#define RCC_AHB4RSTCLRR_GPIOARST	BIT(0)
#define RCC_AHB4RSTCLRR_GPIOBRST	BIT(1)
#define RCC_AHB4RSTCLRR_GPIOCRST	BIT(2)
#define RCC_AHB4RSTCLRR_GPIODRST	BIT(3)
#define RCC_AHB4RSTCLRR_GPIOERST	BIT(4)
#define RCC_AHB4RSTCLRR_GPIOFRST	BIT(5)
#define RCC_AHB4RSTCLRR_GPIOGRST	BIT(6)
#define RCC_AHB4RSTCLRR_GPIOHRST	BIT(7)
#define RCC_AHB4RSTCLRR_GPIOIRST	BIT(8)
#define RCC_AHB4RSTCLRR_TSCRST		BIT(15)

/* RCC_AHB5RSTSETR register fields */
#define RCC_AHB5RSTSETR_PKARST		BIT(2)
#define RCC_AHB5RSTSETR_SAESRST		BIT(3)
#define RCC_AHB5RSTSETR_CRYP1RST	BIT(4)
#define RCC_AHB5RSTSETR_HASH1RST	BIT(5)
#define RCC_AHB5RSTSETR_RNG1RST		BIT(6)
#define RCC_AHB5RSTSETR_AXIMCRST	BIT(16)

/* RCC_AHB5RSTCLRR register fields */
#define RCC_AHB5RSTCLRR_PKARST		BIT(2)
#define RCC_AHB5RSTCLRR_SAESRST		BIT(3)
#define RCC_AHB5RSTCLRR_CRYP1RST	BIT(4)
#define RCC_AHB5RSTCLRR_HASH1RST	BIT(5)
#define RCC_AHB5RSTCLRR_RNG1RST		BIT(6)
#define RCC_AHB5RSTCLRR_AXIMCRST	BIT(16)

/* RCC_AHB6RSTSETR register fields */
#define RCC_AHB6RSTSETR_MDMARST		BIT(0)
#define RCC_AHB6RSTSETR_MCERST		BIT(1)
#define RCC_AHB6RSTSETR_ETH1MACRST	BIT(10)
#define RCC_AHB6RSTSETR_FMCRST		BIT(12)
#define RCC_AHB6RSTSETR_QSPIRST		BIT(14)
#define RCC_AHB6RSTSETR_SDMMC1RST	BIT(16)
#define RCC_AHB6RSTSETR_SDMMC2RST	BIT(17)
#define RCC_AHB6RSTSETR_CRC1RST		BIT(20)
#define RCC_AHB6RSTSETR_USBHRST		BIT(24)
#define RCC_AHB6RSTSETR_ETH2MACRST	BIT(30)

/* RCC_AHB6RSTCLRR register fields */
#define RCC_AHB6RSTCLRR_MDMARST		BIT(0)
#define RCC_AHB6RSTCLRR_MCERST		BIT(1)
#define RCC_AHB6RSTCLRR_ETH1MACRST	BIT(10)
#define RCC_AHB6RSTCLRR_FMCRST		BIT(12)
#define RCC_AHB6RSTCLRR_QSPIRST		BIT(14)
#define RCC_AHB6RSTCLRR_SDMMC1RST	BIT(16)
#define RCC_AHB6RSTCLRR_SDMMC2RST	BIT(17)
#define RCC_AHB6RSTCLRR_CRC1RST		BIT(20)
#define RCC_AHB6RSTCLRR_USBHRST		BIT(24)
#define RCC_AHB6RSTCLRR_ETH2MACRST	BIT(30)

/* RCC_MP_APB1ENSETR register fields */
#define RCC_MP_APB1ENSETR_TIM2EN	BIT(0)
#define RCC_MP_APB1ENSETR_TIM3EN	BIT(1)
#define RCC_MP_APB1ENSETR_TIM4EN	BIT(2)
#define RCC_MP_APB1ENSETR_TIM5EN	BIT(3)
#define RCC_MP_APB1ENSETR_TIM6EN	BIT(4)
#define RCC_MP_APB1ENSETR_TIM7EN	BIT(5)
#define RCC_MP_APB1ENSETR_LPTIM1EN	BIT(9)
#define RCC_MP_APB1ENSETR_SPI2EN	BIT(11)
#define RCC_MP_APB1ENSETR_SPI3EN	BIT(12)
#define RCC_MP_APB1ENSETR_USART3EN	BIT(15)
#define RCC_MP_APB1ENSETR_UART4EN	BIT(16)
#define RCC_MP_APB1ENSETR_UART5EN	BIT(17)
#define RCC_MP_APB1ENSETR_UART7EN	BIT(18)
#define RCC_MP_APB1ENSETR_UART8EN	BIT(19)
#define RCC_MP_APB1ENSETR_I2C1EN	BIT(21)
#define RCC_MP_APB1ENSETR_I2C2EN	BIT(22)
#define RCC_MP_APB1ENSETR_SPDIFEN	BIT(26)

/* RCC_MP_APB1ENCLRR register fields */
#define RCC_MP_APB1ENCLRR_TIM2EN	BIT(0)
#define RCC_MP_APB1ENCLRR_TIM3EN	BIT(1)
#define RCC_MP_APB1ENCLRR_TIM4EN	BIT(2)
#define RCC_MP_APB1ENCLRR_TIM5EN	BIT(3)
#define RCC_MP_APB1ENCLRR_TIM6EN	BIT(4)
#define RCC_MP_APB1ENCLRR_TIM7EN	BIT(5)
#define RCC_MP_APB1ENCLRR_LPTIM1EN	BIT(9)
#define RCC_MP_APB1ENCLRR_SPI2EN	BIT(11)
#define RCC_MP_APB1ENCLRR_SPI3EN	BIT(12)
#define RCC_MP_APB1ENCLRR_USART3EN	BIT(15)
#define RCC_MP_APB1ENCLRR_UART4EN	BIT(16)
#define RCC_MP_APB1ENCLRR_UART5EN	BIT(17)
#define RCC_MP_APB1ENCLRR_UART7EN	BIT(18)
#define RCC_MP_APB1ENCLRR_UART8EN	BIT(19)
#define RCC_MP_APB1ENCLRR_I2C1EN	BIT(21)
#define RCC_MP_APB1ENCLRR_I2C2EN	BIT(22)
#define RCC_MP_APB1ENCLRR_SPDIFEN	BIT(26)

/* RCC_MP_APB2ENSETR register fields */
#define RCC_MP_APB2ENSETR_TIM1EN	BIT(0)
#define RCC_MP_APB2ENSETR_TIM8EN	BIT(1)
#define RCC_MP_APB2ENSETR_SPI1EN	BIT(8)
#define RCC_MP_APB2ENSETR_USART6EN	BIT(13)
#define RCC_MP_APB2ENSETR_SAI1EN	BIT(16)
#define RCC_MP_APB2ENSETR_SAI2EN	BIT(17)
#define RCC_MP_APB2ENSETR_DFSDMEN	BIT(20)
#define RCC_MP_APB2ENSETR_ADFSDMEN	BIT(21)
#define RCC_MP_APB2ENSETR_FDCANEN	BIT(24)

/* RCC_MP_APB2ENCLRR register fields */
#define RCC_MP_APB2ENCLRR_TIM1EN	BIT(0)
#define RCC_MP_APB2ENCLRR_TIM8EN	BIT(1)
#define RCC_MP_APB2ENCLRR_SPI1EN	BIT(8)
#define RCC_MP_APB2ENCLRR_USART6EN	BIT(13)
#define RCC_MP_APB2ENCLRR_SAI1EN	BIT(16)
#define RCC_MP_APB2ENCLRR_SAI2EN	BIT(17)
#define RCC_MP_APB2ENCLRR_DFSDMEN	BIT(20)
#define RCC_MP_APB2ENCLRR_ADFSDMEN	BIT(21)
#define RCC_MP_APB2ENCLRR_FDCANEN	BIT(24)

/* RCC_MP_APB3ENSETR register fields */
#define RCC_MP_APB3ENSETR_LPTIM2EN	BIT(0)
#define RCC_MP_APB3ENSETR_LPTIM3EN	BIT(1)
#define RCC_MP_APB3ENSETR_LPTIM4EN	BIT(2)
#define RCC_MP_APB3ENSETR_LPTIM5EN	BIT(3)
#define RCC_MP_APB3ENSETR_VREFEN	BIT(13)
#define RCC_MP_APB3ENSETR_DTSEN		BIT(16)
#define RCC_MP_APB3ENSETR_PMBCTRLEN	BIT(17)
#define RCC_MP_APB3ENSETR_HDPEN		BIT(20)

/* RCC_MP_APB3ENCLRR register fields */
#define RCC_MP_APB3ENCLRR_LPTIM2EN	BIT(0)
#define RCC_MP_APB3ENCLRR_LPTIM3EN	BIT(1)
#define RCC_MP_APB3ENCLRR_LPTIM4EN	BIT(2)
#define RCC_MP_APB3ENCLRR_LPTIM5EN	BIT(3)
#define RCC_MP_APB3ENCLRR_VREFEN	BIT(13)
#define RCC_MP_APB3ENCLRR_DTSEN		BIT(16)
#define RCC_MP_APB3ENCLRR_PMBCTRLEN	BIT(17)
#define RCC_MP_APB3ENCLRR_HDPEN		BIT(20)

/* RCC_MP_S_APB3ENSETR register fields */
#define RCC_MP_S_APB3ENSETR_SYSCFGEN	BIT(0)

/* RCC_MP_S_APB3ENCLRR register fields */
#define RCC_MP_S_APB3ENCLRR_SYSCFGEN	BIT(0)

/* RCC_MP_NS_APB3ENSETR register fields */
#define RCC_MP_NS_APB3ENSETR_SYSCFGEN	BIT(0)

/* RCC_MP_NS_APB3ENCLRR register fields */
#define RCC_MP_NS_APB3ENCLRR_SYSCFGEN	BIT(0)

/* RCC_MP_APB4ENSETR register fields */
#define RCC_MP_APB4ENSETR_DCMIPPEN	BIT(1)
#define RCC_MP_APB4ENSETR_DDRPERFMEN	BIT(8)
#define RCC_MP_APB4ENSETR_IWDG2APBEN	BIT(15)
#define RCC_MP_APB4ENSETR_USBPHYEN	BIT(16)
#define RCC_MP_APB4ENSETR_STGENROEN	BIT(20)

/* RCC_MP_APB4ENCLRR register fields */
#define RCC_MP_APB4ENCLRR_DCMIPPEN	BIT(1)
#define RCC_MP_APB4ENCLRR_DDRPERFMEN	BIT(8)
#define RCC_MP_APB4ENCLRR_IWDG2APBEN	BIT(15)
#define RCC_MP_APB4ENCLRR_USBPHYEN	BIT(16)
#define RCC_MP_APB4ENCLRR_STGENROEN	BIT(20)

/* RCC_MP_S_APB4ENSETR register fields */
#define RCC_MP_S_APB4ENSETR_LTDCEN	BIT(0)

/* RCC_MP_S_APB4ENCLRR register fields */
#define RCC_MP_S_APB4ENCLRR_LTDCEN	BIT(0)

/* RCC_MP_NS_APB4ENSETR register fields */
#define RCC_MP_NS_APB4ENSETR_LTDCEN	BIT(0)

/* RCC_MP_NS_APB4ENCLRR register fields */
#define RCC_MP_NS_APB4ENCLRR_LTDCEN	BIT(0)

/* RCC_MP_APB5ENSETR register fields */
#define RCC_MP_APB5ENSETR_RTCAPBEN	BIT(8)
#define RCC_MP_APB5ENSETR_TZCEN		BIT(11)
#define RCC_MP_APB5ENSETR_ETZPCEN	BIT(13)
#define RCC_MP_APB5ENSETR_IWDG1APBEN	BIT(15)
#define RCC_MP_APB5ENSETR_BSECEN	BIT(16)
#define RCC_MP_APB5ENSETR_STGENCEN	BIT(20)

/* RCC_MP_APB5ENCLRR register fields */
#define RCC_MP_APB5ENCLRR_RTCAPBEN	BIT(8)
#define RCC_MP_APB5ENCLRR_TZCEN		BIT(11)
#define RCC_MP_APB5ENCLRR_ETZPCEN	BIT(13)
#define RCC_MP_APB5ENCLRR_IWDG1APBEN	BIT(15)
#define RCC_MP_APB5ENCLRR_BSECEN	BIT(16)
#define RCC_MP_APB5ENCLRR_STGENCEN	BIT(20)

/* RCC_MP_APB6ENSETR register fields */
#define RCC_MP_APB6ENSETR_USART1EN	BIT(0)
#define RCC_MP_APB6ENSETR_USART2EN	BIT(1)
#define RCC_MP_APB6ENSETR_SPI4EN	BIT(2)
#define RCC_MP_APB6ENSETR_SPI5EN	BIT(3)
#define RCC_MP_APB6ENSETR_I2C3EN	BIT(4)
#define RCC_MP_APB6ENSETR_I2C4EN	BIT(5)
#define RCC_MP_APB6ENSETR_I2C5EN	BIT(6)
#define RCC_MP_APB6ENSETR_TIM12EN	BIT(7)
#define RCC_MP_APB6ENSETR_TIM13EN	BIT(8)
#define RCC_MP_APB6ENSETR_TIM14EN	BIT(9)
#define RCC_MP_APB6ENSETR_TIM15EN	BIT(10)
#define RCC_MP_APB6ENSETR_TIM16EN	BIT(11)
#define RCC_MP_APB6ENSETR_TIM17EN	BIT(12)

/* RCC_MP_APB6ENCLRR register fields */
#define RCC_MP_APB6ENCLRR_USART1EN	BIT(0)
#define RCC_MP_APB6ENCLRR_USART2EN	BIT(1)
#define RCC_MP_APB6ENCLRR_SPI4EN	BIT(2)
#define RCC_MP_APB6ENCLRR_SPI5EN	BIT(3)
#define RCC_MP_APB6ENCLRR_I2C3EN	BIT(4)
#define RCC_MP_APB6ENCLRR_I2C4EN	BIT(5)
#define RCC_MP_APB6ENCLRR_I2C5EN	BIT(6)
#define RCC_MP_APB6ENCLRR_TIM12EN	BIT(7)
#define RCC_MP_APB6ENCLRR_TIM13EN	BIT(8)
#define RCC_MP_APB6ENCLRR_TIM14EN	BIT(9)
#define RCC_MP_APB6ENCLRR_TIM15EN	BIT(10)
#define RCC_MP_APB6ENCLRR_TIM16EN	BIT(11)
#define RCC_MP_APB6ENCLRR_TIM17EN	BIT(12)

/* RCC_MP_AHB2ENSETR register fields */
#define RCC_MP_AHB2ENSETR_DMA1EN	BIT(0)
#define RCC_MP_AHB2ENSETR_DMA2EN	BIT(1)
#define RCC_MP_AHB2ENSETR_DMAMUX1EN	BIT(2)
#define RCC_MP_AHB2ENSETR_DMA3EN	BIT(3)
#define RCC_MP_AHB2ENSETR_DMAMUX2EN	BIT(4)
#define RCC_MP_AHB2ENSETR_ADC1EN	BIT(5)
#define RCC_MP_AHB2ENSETR_ADC2EN	BIT(6)
#define RCC_MP_AHB2ENSETR_USBOEN	BIT(8)

/* RCC_MP_AHB2ENCLRR register fields */
#define RCC_MP_AHB2ENCLRR_DMA1EN	BIT(0)
#define RCC_MP_AHB2ENCLRR_DMA2EN	BIT(1)
#define RCC_MP_AHB2ENCLRR_DMAMUX1EN	BIT(2)
#define RCC_MP_AHB2ENCLRR_DMA3EN	BIT(3)
#define RCC_MP_AHB2ENCLRR_DMAMUX2EN	BIT(4)
#define RCC_MP_AHB2ENCLRR_ADC1EN	BIT(5)
#define RCC_MP_AHB2ENCLRR_ADC2EN	BIT(6)
#define RCC_MP_AHB2ENCLRR_USBOEN	BIT(8)

/* RCC_MP_AHB4ENSETR register fields */
#define RCC_MP_AHB4ENSETR_TSCEN		BIT(15)

/* RCC_MP_AHB4ENCLRR register fields */
#define RCC_MP_AHB4ENCLRR_TSCEN		BIT(15)

/* RCC_MP_S_AHB4ENSETR register fields */
#define RCC_MP_S_AHB4ENSETR_GPIOAEN	BIT(0)
#define RCC_MP_S_AHB4ENSETR_GPIOBEN	BIT(1)
#define RCC_MP_S_AHB4ENSETR_GPIOCEN	BIT(2)
#define RCC_MP_S_AHB4ENSETR_GPIODEN	BIT(3)
#define RCC_MP_S_AHB4ENSETR_GPIOEEN	BIT(4)
#define RCC_MP_S_AHB4ENSETR_GPIOFEN	BIT(5)
#define RCC_MP_S_AHB4ENSETR_GPIOGEN	BIT(6)
#define RCC_MP_S_AHB4ENSETR_GPIOHEN	BIT(7)
#define RCC_MP_S_AHB4ENSETR_GPIOIEN	BIT(8)

/* RCC_MP_S_AHB4ENCLRR register fields */
#define RCC_MP_S_AHB4ENCLRR_GPIOAEN	BIT(0)
#define RCC_MP_S_AHB4ENCLRR_GPIOBEN	BIT(1)
#define RCC_MP_S_AHB4ENCLRR_GPIOCEN	BIT(2)
#define RCC_MP_S_AHB4ENCLRR_GPIODEN	BIT(3)
#define RCC_MP_S_AHB4ENCLRR_GPIOEEN	BIT(4)
#define RCC_MP_S_AHB4ENCLRR_GPIOFEN	BIT(5)
#define RCC_MP_S_AHB4ENCLRR_GPIOGEN	BIT(6)
#define RCC_MP_S_AHB4ENCLRR_GPIOHEN	BIT(7)
#define RCC_MP_S_AHB4ENCLRR_GPIOIEN	BIT(8)

/* RCC_MP_NS_AHB4ENSETR register fields */
#define RCC_MP_NS_AHB4ENSETR_GPIOAEN	BIT(0)
#define RCC_MP_NS_AHB4ENSETR_GPIOBEN	BIT(1)
#define RCC_MP_NS_AHB4ENSETR_GPIOCEN	BIT(2)
#define RCC_MP_NS_AHB4ENSETR_GPIODEN	BIT(3)
#define RCC_MP_NS_AHB4ENSETR_GPIOEEN	BIT(4)
#define RCC_MP_NS_AHB4ENSETR_GPIOFEN	BIT(5)
#define RCC_MP_NS_AHB4ENSETR_GPIOGEN	BIT(6)
#define RCC_MP_NS_AHB4ENSETR_GPIOHEN	BIT(7)
#define RCC_MP_NS_AHB4ENSETR_GPIOIEN	BIT(8)

/* RCC_MP_NS_AHB4ENCLRR register fields */
#define RCC_MP_NS_AHB4ENCLRR_GPIOAEN	BIT(0)
#define RCC_MP_NS_AHB4ENCLRR_GPIOBEN	BIT(1)
#define RCC_MP_NS_AHB4ENCLRR_GPIOCEN	BIT(2)
#define RCC_MP_NS_AHB4ENCLRR_GPIODEN	BIT(3)
#define RCC_MP_NS_AHB4ENCLRR_GPIOEEN	BIT(4)
#define RCC_MP_NS_AHB4ENCLRR_GPIOFEN	BIT(5)
#define RCC_MP_NS_AHB4ENCLRR_GPIOGEN	BIT(6)
#define RCC_MP_NS_AHB4ENCLRR_GPIOHEN	BIT(7)
#define RCC_MP_NS_AHB4ENCLRR_GPIOIEN	BIT(8)

/* RCC_MP_AHB5ENSETR register fields */
#define RCC_MP_AHB5ENSETR_PKAEN		BIT(2)
#define RCC_MP_AHB5ENSETR_SAESEN	BIT(3)
#define RCC_MP_AHB5ENSETR_CRYP1EN	BIT(4)
#define RCC_MP_AHB5ENSETR_HASH1EN	BIT(5)
#define RCC_MP_AHB5ENSETR_RNG1EN	BIT(6)
#define RCC_MP_AHB5ENSETR_BKPSRAMEN	BIT(8)
#define RCC_MP_AHB5ENSETR_AXIMCEN	BIT(16)

/* RCC_MP_AHB5ENCLRR register fields */
#define RCC_MP_AHB5ENCLRR_PKAEN		BIT(2)
#define RCC_MP_AHB5ENCLRR_SAESEN	BIT(3)
#define RCC_MP_AHB5ENCLRR_CRYP1EN	BIT(4)
#define RCC_MP_AHB5ENCLRR_HASH1EN	BIT(5)
#define RCC_MP_AHB5ENCLRR_RNG1EN	BIT(6)
#define RCC_MP_AHB5ENCLRR_BKPSRAMEN	BIT(8)
#define RCC_MP_AHB5ENCLRR_AXIMCEN	BIT(16)

/* RCC_MP_AHB6ENSETR register fields */
#define RCC_MP_AHB6ENSETR_MCEEN		BIT(1)
#define RCC_MP_AHB6ENSETR_ETH1CKEN	BIT(7)
#define RCC_MP_AHB6ENSETR_ETH1TXEN	BIT(8)
#define RCC_MP_AHB6ENSETR_ETH1RXEN	BIT(9)
#define RCC_MP_AHB6ENSETR_ETH1MACEN	BIT(10)
#define RCC_MP_AHB6ENSETR_FMCEN		BIT(12)
#define RCC_MP_AHB6ENSETR_QSPIEN	BIT(14)
#define RCC_MP_AHB6ENSETR_SDMMC1EN	BIT(16)
#define RCC_MP_AHB6ENSETR_SDMMC2EN	BIT(17)
#define RCC_MP_AHB6ENSETR_CRC1EN	BIT(20)
#define RCC_MP_AHB6ENSETR_USBHEN	BIT(24)
#define RCC_MP_AHB6ENSETR_ETH2CKEN	BIT(27)
#define RCC_MP_AHB6ENSETR_ETH2TXEN	BIT(28)
#define RCC_MP_AHB6ENSETR_ETH2RXEN	BIT(29)
#define RCC_MP_AHB6ENSETR_ETH2MACEN	BIT(30)

/* RCC_MP_AHB6ENCLRR register fields */
#define RCC_MP_AHB6ENCLRR_MCEEN		BIT(1)
#define RCC_MP_AHB6ENCLRR_ETH1CKEN	BIT(7)
#define RCC_MP_AHB6ENCLRR_ETH1TXEN	BIT(8)
#define RCC_MP_AHB6ENCLRR_ETH1RXEN	BIT(9)
#define RCC_MP_AHB6ENCLRR_ETH1MACEN	BIT(10)
#define RCC_MP_AHB6ENCLRR_FMCEN		BIT(12)
#define RCC_MP_AHB6ENCLRR_QSPIEN	BIT(14)
#define RCC_MP_AHB6ENCLRR_SDMMC1EN	BIT(16)
#define RCC_MP_AHB6ENCLRR_SDMMC2EN	BIT(17)
#define RCC_MP_AHB6ENCLRR_CRC1EN	BIT(20)
#define RCC_MP_AHB6ENCLRR_USBHEN	BIT(24)
#define RCC_MP_AHB6ENCLRR_ETH2CKEN	BIT(27)
#define RCC_MP_AHB6ENCLRR_ETH2TXEN	BIT(28)
#define RCC_MP_AHB6ENCLRR_ETH2RXEN	BIT(29)
#define RCC_MP_AHB6ENCLRR_ETH2MACEN	BIT(30)

/* RCC_MP_S_AHB6ENSETR register fields */
#define RCC_MP_S_AHB6ENSETR_MDMAEN	BIT(0)

/* RCC_MP_S_AHB6ENCLRR register fields */
#define RCC_MP_S_AHB6ENCLRR_MDMAEN	BIT(0)

/* RCC_MP_NS_AHB6ENSETR register fields */
#define RCC_MP_NS_AHB6ENSETR_MDMAEN	BIT(0)

/* RCC_MP_NS_AHB6ENCLRR register fields */
#define RCC_MP_NS_AHB6ENCLRR_MDMAEN	BIT(0)

/* RCC_MP_APB1LPENSETR register fields */
#define RCC_MP_APB1LPENSETR_TIM2LPEN	BIT(0)
#define RCC_MP_APB1LPENSETR_TIM3LPEN	BIT(1)
#define RCC_MP_APB1LPENSETR_TIM4LPEN	BIT(2)
#define RCC_MP_APB1LPENSETR_TIM5LPEN	BIT(3)
#define RCC_MP_APB1LPENSETR_TIM6LPEN	BIT(4)
#define RCC_MP_APB1LPENSETR_TIM7LPEN	BIT(5)
#define RCC_MP_APB1LPENSETR_LPTIM1LPEN	BIT(9)
#define RCC_MP_APB1LPENSETR_SPI2LPEN	BIT(11)
#define RCC_MP_APB1LPENSETR_SPI3LPEN	BIT(12)
#define RCC_MP_APB1LPENSETR_USART3LPEN	BIT(15)
#define RCC_MP_APB1LPENSETR_UART4LPEN	BIT(16)
#define RCC_MP_APB1LPENSETR_UART5LPEN	BIT(17)
#define RCC_MP_APB1LPENSETR_UART7LPEN	BIT(18)
#define RCC_MP_APB1LPENSETR_UART8LPEN	BIT(19)
#define RCC_MP_APB1LPENSETR_I2C1LPEN	BIT(21)
#define RCC_MP_APB1LPENSETR_I2C2LPEN	BIT(22)
#define RCC_MP_APB1LPENSETR_SPDIFLPEN	BIT(26)

/* RCC_MP_APB1LPENCLRR register fields */
#define RCC_MP_APB1LPENCLRR_TIM2LPEN	BIT(0)
#define RCC_MP_APB1LPENCLRR_TIM3LPEN	BIT(1)
#define RCC_MP_APB1LPENCLRR_TIM4LPEN	BIT(2)
#define RCC_MP_APB1LPENCLRR_TIM5LPEN	BIT(3)
#define RCC_MP_APB1LPENCLRR_TIM6LPEN	BIT(4)
#define RCC_MP_APB1LPENCLRR_TIM7LPEN	BIT(5)
#define RCC_MP_APB1LPENCLRR_LPTIM1LPEN	BIT(9)
#define RCC_MP_APB1LPENCLRR_SPI2LPEN	BIT(11)
#define RCC_MP_APB1LPENCLRR_SPI3LPEN	BIT(12)
#define RCC_MP_APB1LPENCLRR_USART3LPEN	BIT(15)
#define RCC_MP_APB1LPENCLRR_UART4LPEN	BIT(16)
#define RCC_MP_APB1LPENCLRR_UART5LPEN	BIT(17)
#define RCC_MP_APB1LPENCLRR_UART7LPEN	BIT(18)
#define RCC_MP_APB1LPENCLRR_UART8LPEN	BIT(19)
#define RCC_MP_APB1LPENCLRR_I2C1LPEN	BIT(21)
#define RCC_MP_APB1LPENCLRR_I2C2LPEN	BIT(22)
#define RCC_MP_APB1LPENCLRR_SPDIFLPEN	BIT(26)

/* RCC_MP_APB2LPENSETR register fields */
#define RCC_MP_APB2LPENSETR_TIM1LPEN	BIT(0)
#define RCC_MP_APB2LPENSETR_TIM8LPEN	BIT(1)
#define RCC_MP_APB2LPENSETR_SPI1LPEN	BIT(8)
#define RCC_MP_APB2LPENSETR_USART6LPEN	BIT(13)
#define RCC_MP_APB2LPENSETR_SAI1LPEN	BIT(16)
#define RCC_MP_APB2LPENSETR_SAI2LPEN	BIT(17)
#define RCC_MP_APB2LPENSETR_DFSDMLPEN	BIT(20)
#define RCC_MP_APB2LPENSETR_ADFSDMLPEN	BIT(21)
#define RCC_MP_APB2LPENSETR_FDCANLPEN	BIT(24)

/* RCC_MP_APB2LPENCLRR register fields */
#define RCC_MP_APB2LPENCLRR_TIM1LPEN	BIT(0)
#define RCC_MP_APB2LPENCLRR_TIM8LPEN	BIT(1)
#define RCC_MP_APB2LPENCLRR_SPI1LPEN	BIT(8)
#define RCC_MP_APB2LPENCLRR_USART6LPEN	BIT(13)
#define RCC_MP_APB2LPENCLRR_SAI1LPEN	BIT(16)
#define RCC_MP_APB2LPENCLRR_SAI2LPEN	BIT(17)
#define RCC_MP_APB2LPENCLRR_DFSDMLPEN	BIT(20)
#define RCC_MP_APB2LPENCLRR_ADFSDMLPEN	BIT(21)
#define RCC_MP_APB2LPENCLRR_FDCANLPEN	BIT(24)

/* RCC_MP_APB3LPENSETR register fields */
#define RCC_MP_APB3LPENSETR_LPTIM2LPEN	BIT(0)
#define RCC_MP_APB3LPENSETR_LPTIM3LPEN	BIT(1)
#define RCC_MP_APB3LPENSETR_LPTIM4LPEN	BIT(2)
#define RCC_MP_APB3LPENSETR_LPTIM5LPEN	BIT(3)
#define RCC_MP_APB3LPENSETR_VREFLPEN	BIT(13)
#define RCC_MP_APB3LPENSETR_DTSLPEN	BIT(16)
#define RCC_MP_APB3LPENSETR_PMBCTRLLPEN	BIT(17)

/* RCC_MP_APB3LPENCLRR register fields */
#define RCC_MP_APB3LPENCLRR_LPTIM2LPEN	BIT(0)
#define RCC_MP_APB3LPENCLRR_LPTIM3LPEN	BIT(1)
#define RCC_MP_APB3LPENCLRR_LPTIM4LPEN	BIT(2)
#define RCC_MP_APB3LPENCLRR_LPTIM5LPEN	BIT(3)
#define RCC_MP_APB3LPENCLRR_VREFLPEN	BIT(13)
#define RCC_MP_APB3LPENCLRR_DTSLPEN	BIT(16)
#define RCC_MP_APB3LPENCLRR_PMBCTRLLPEN	BIT(17)

/* RCC_MP_S_APB3LPENSETR register fields */
#define RCC_MP_S_APB3LPENSETR_SYSCFGLPEN	BIT(0)

/* RCC_MP_S_APB3LPENCLRR register fields */
#define RCC_MP_S_APB3LPENCLRR_SYSCFGLPEN	BIT(0)

/* RCC_MP_NS_APB3LPENSETR register fields */
#define RCC_MP_NS_APB3LPENSETR_SYSCFGLPEN	BIT(0)

/* RCC_MP_NS_APB3LPENCLRR register fields */
#define RCC_MP_NS_APB3LPENCLRR_SYSCFGLPEN	BIT(0)

/* RCC_MP_APB4LPENSETR register fields */
#define RCC_MP_APB4LPENSETR_DCMIPPLPEN		BIT(1)
#define RCC_MP_APB4LPENSETR_DDRPERFMLPEN	BIT(8)
#define RCC_MP_APB4LPENSETR_IWDG2APBLPEN	BIT(15)
#define RCC_MP_APB4LPENSETR_USBPHYLPEN		BIT(16)
#define RCC_MP_APB4LPENSETR_STGENROLPEN		BIT(20)
#define RCC_MP_APB4LPENSETR_STGENROSTPEN	BIT(21)

/* RCC_MP_APB4LPENCLRR register fields */
#define RCC_MP_APB4LPENCLRR_DCMIPPLPEN		BIT(1)
#define RCC_MP_APB4LPENCLRR_DDRPERFMLPEN	BIT(8)
#define RCC_MP_APB4LPENCLRR_IWDG2APBLPEN	BIT(15)
#define RCC_MP_APB4LPENCLRR_USBPHYLPEN		BIT(16)
#define RCC_MP_APB4LPENCLRR_STGENROLPEN		BIT(20)
#define RCC_MP_APB4LPENCLRR_STGENROSTPEN	BIT(21)

/* RCC_MP_S_APB4LPENSETR register fields */
#define RCC_MP_S_APB4LPENSETR_LTDCLPEN	BIT(0)

/* RCC_MP_S_APB4LPENCLRR register fields */
#define RCC_MP_S_APB4LPENCLRR_LTDCLPEN	BIT(0)

/* RCC_MP_NS_APB4LPENSETR register fields */
#define RCC_MP_NS_APB4LPENSETR_LTDCLPEN	BIT(0)

/* RCC_MP_NS_APB4LPENCLRR register fields */
#define RCC_MP_NS_APB4LPENCLRR_LTDCLPEN	BIT(0)

/* RCC_MP_APB5LPENSETR register fields */
#define RCC_MP_APB5LPENSETR_RTCAPBLPEN		BIT(8)
#define RCC_MP_APB5LPENSETR_TZCLPEN		BIT(11)
#define RCC_MP_APB5LPENSETR_ETZPCLPEN		BIT(13)
#define RCC_MP_APB5LPENSETR_IWDG1APBLPEN	BIT(15)
#define RCC_MP_APB5LPENSETR_BSECLPEN		BIT(16)
#define RCC_MP_APB5LPENSETR_STGENCLPEN		BIT(20)
#define RCC_MP_APB5LPENSETR_STGENCSTPEN		BIT(21)

/* RCC_MP_APB5LPENCLRR register fields */
#define RCC_MP_APB5LPENCLRR_RTCAPBLPEN		BIT(8)
#define RCC_MP_APB5LPENCLRR_TZCLPEN		BIT(11)
#define RCC_MP_APB5LPENCLRR_ETZPCLPEN		BIT(13)
#define RCC_MP_APB5LPENCLRR_IWDG1APBLPEN	BIT(15)
#define RCC_MP_APB5LPENCLRR_BSECLPEN		BIT(16)
#define RCC_MP_APB5LPENCLRR_STGENCLPEN		BIT(20)
#define RCC_MP_APB5LPENCLRR_STGENCSTPEN		BIT(21)

/* RCC_MP_APB6LPENSETR register fields */
#define RCC_MP_APB6LPENSETR_USART1LPEN	BIT(0)
#define RCC_MP_APB6LPENSETR_USART2LPEN	BIT(1)
#define RCC_MP_APB6LPENSETR_SPI4LPEN	BIT(2)
#define RCC_MP_APB6LPENSETR_SPI5LPEN	BIT(3)
#define RCC_MP_APB6LPENSETR_I2C3LPEN	BIT(4)
#define RCC_MP_APB6LPENSETR_I2C4LPEN	BIT(5)
#define RCC_MP_APB6LPENSETR_I2C5LPEN	BIT(6)
#define RCC_MP_APB6LPENSETR_TIM12LPEN	BIT(7)
#define RCC_MP_APB6LPENSETR_TIM13LPEN	BIT(8)
#define RCC_MP_APB6LPENSETR_TIM14LPEN	BIT(9)
#define RCC_MP_APB6LPENSETR_TIM15LPEN	BIT(10)
#define RCC_MP_APB6LPENSETR_TIM16LPEN	BIT(11)
#define RCC_MP_APB6LPENSETR_TIM17LPEN	BIT(12)

/* RCC_MP_APB6LPENCLRR register fields */
#define RCC_MP_APB6LPENCLRR_USART1LPEN	BIT(0)
#define RCC_MP_APB6LPENCLRR_USART2LPEN	BIT(1)
#define RCC_MP_APB6LPENCLRR_SPI4LPEN	BIT(2)
#define RCC_MP_APB6LPENCLRR_SPI5LPEN	BIT(3)
#define RCC_MP_APB6LPENCLRR_I2C3LPEN	BIT(4)
#define RCC_MP_APB6LPENCLRR_I2C4LPEN	BIT(5)
#define RCC_MP_APB6LPENCLRR_I2C5LPEN	BIT(6)
#define RCC_MP_APB6LPENCLRR_TIM12LPEN	BIT(7)
#define RCC_MP_APB6LPENCLRR_TIM13LPEN	BIT(8)
#define RCC_MP_APB6LPENCLRR_TIM14LPEN	BIT(9)
#define RCC_MP_APB6LPENCLRR_TIM15LPEN	BIT(10)
#define RCC_MP_APB6LPENCLRR_TIM16LPEN	BIT(11)
#define RCC_MP_APB6LPENCLRR_TIM17LPEN	BIT(12)

/* RCC_MP_AHB2LPENSETR register fields */
#define RCC_MP_AHB2LPENSETR_DMA1LPEN	BIT(0)
#define RCC_MP_AHB2LPENSETR_DMA2LPEN	BIT(1)
#define RCC_MP_AHB2LPENSETR_DMAMUX1LPEN	BIT(2)
#define RCC_MP_AHB2LPENSETR_DMA3LPEN	BIT(3)
#define RCC_MP_AHB2LPENSETR_DMAMUX2LPEN	BIT(4)
#define RCC_MP_AHB2LPENSETR_ADC1LPEN	BIT(5)
#define RCC_MP_AHB2LPENSETR_ADC2LPEN	BIT(6)
#define RCC_MP_AHB2LPENSETR_USBOLPEN	BIT(8)

/* RCC_MP_AHB2LPENCLRR register fields */
#define RCC_MP_AHB2LPENCLRR_DMA1LPEN	BIT(0)
#define RCC_MP_AHB2LPENCLRR_DMA2LPEN	BIT(1)
#define RCC_MP_AHB2LPENCLRR_DMAMUX1LPEN	BIT(2)
#define RCC_MP_AHB2LPENCLRR_DMA3LPEN	BIT(3)
#define RCC_MP_AHB2LPENCLRR_DMAMUX2LPEN	BIT(4)
#define RCC_MP_AHB2LPENCLRR_ADC1LPEN	BIT(5)
#define RCC_MP_AHB2LPENCLRR_ADC2LPEN	BIT(6)
#define RCC_MP_AHB2LPENCLRR_USBOLPEN	BIT(8)

/* RCC_MP_AHB4LPENSETR register fields */
#define RCC_MP_AHB4LPENSETR_TSCLPEN	BIT(15)

/* RCC_MP_AHB4LPENCLRR register fields */
#define RCC_MP_AHB4LPENCLRR_TSCLPEN	BIT(15)

/* RCC_MP_S_AHB4LPENSETR register fields */
#define RCC_MP_S_AHB4LPENSETR_GPIOALPEN	BIT(0)
#define RCC_MP_S_AHB4LPENSETR_GPIOBLPEN	BIT(1)
#define RCC_MP_S_AHB4LPENSETR_GPIOCLPEN	BIT(2)
#define RCC_MP_S_AHB4LPENSETR_GPIODLPEN	BIT(3)
#define RCC_MP_S_AHB4LPENSETR_GPIOELPEN	BIT(4)
#define RCC_MP_S_AHB4LPENSETR_GPIOFLPEN	BIT(5)
#define RCC_MP_S_AHB4LPENSETR_GPIOGLPEN	BIT(6)
#define RCC_MP_S_AHB4LPENSETR_GPIOHLPEN	BIT(7)
#define RCC_MP_S_AHB4LPENSETR_GPIOILPEN	BIT(8)

/* RCC_MP_S_AHB4LPENCLRR register fields */
#define RCC_MP_S_AHB4LPENCLRR_GPIOALPEN	BIT(0)
#define RCC_MP_S_AHB4LPENCLRR_GPIOBLPEN	BIT(1)
#define RCC_MP_S_AHB4LPENCLRR_GPIOCLPEN	BIT(2)
#define RCC_MP_S_AHB4LPENCLRR_GPIODLPEN	BIT(3)
#define RCC_MP_S_AHB4LPENCLRR_GPIOELPEN	BIT(4)
#define RCC_MP_S_AHB4LPENCLRR_GPIOFLPEN	BIT(5)
#define RCC_MP_S_AHB4LPENCLRR_GPIOGLPEN	BIT(6)
#define RCC_MP_S_AHB4LPENCLRR_GPIOHLPEN	BIT(7)
#define RCC_MP_S_AHB4LPENCLRR_GPIOILPEN	BIT(8)

/* RCC_MP_NS_AHB4LPENSETR register fields */
#define RCC_MP_NS_AHB4LPENSETR_GPIOALPEN BIT(0)
#define RCC_MP_NS_AHB4LPENSETR_GPIOBLPEN BIT(1)
#define RCC_MP_NS_AHB4LPENSETR_GPIOCLPEN BIT(2)
#define RCC_MP_NS_AHB4LPENSETR_GPIODLPEN BIT(3)
#define RCC_MP_NS_AHB4LPENSETR_GPIOELPEN BIT(4)
#define RCC_MP_NS_AHB4LPENSETR_GPIOFLPEN BIT(5)
#define RCC_MP_NS_AHB4LPENSETR_GPIOGLPEN BIT(6)
#define RCC_MP_NS_AHB4LPENSETR_GPIOHLPEN BIT(7)
#define RCC_MP_NS_AHB4LPENSETR_GPIOILPEN BIT(8)

/* RCC_MP_NS_AHB4LPENCLRR register fields */
#define RCC_MP_NS_AHB4LPENCLRR_GPIOALPEN BIT(0)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOBLPEN BIT(1)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOCLPEN BIT(2)
#define RCC_MP_NS_AHB4LPENCLRR_GPIODLPEN BIT(3)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOELPEN BIT(4)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOFLPEN BIT(5)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOGLPEN BIT(6)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOHLPEN BIT(7)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOILPEN BIT(8)

/* RCC_MP_AHB5LPENSETR register fields */
#define RCC_MP_AHB5LPENSETR_PKALPEN	BIT(2)
#define RCC_MP_AHB5LPENSETR_SAESLPEN	BIT(3)
#define RCC_MP_AHB5LPENSETR_CRYP1LPEN	BIT(4)
#define RCC_MP_AHB5LPENSETR_HASH1LPEN	BIT(5)
#define RCC_MP_AHB5LPENSETR_RNG1LPEN	BIT(6)
#define RCC_MP_AHB5LPENSETR_BKPSRAMLPEN	BIT(8)

/* RCC_MP_AHB5LPENCLRR register fields */
#define RCC_MP_AHB5LPENCLRR_PKALPEN	BIT(2)
#define RCC_MP_AHB5LPENCLRR_SAESLPEN	BIT(3)
#define RCC_MP_AHB5LPENCLRR_CRYP1LPEN	BIT(4)
#define RCC_MP_AHB5LPENCLRR_HASH1LPEN	BIT(5)
#define RCC_MP_AHB5LPENCLRR_RNG1LPEN	BIT(6)
#define RCC_MP_AHB5LPENCLRR_BKPSRAMLPEN	BIT(8)

/* RCC_MP_AHB6LPENSETR register fields */
#define RCC_MP_AHB6LPENSETR_MCELPEN	BIT(1)
#define RCC_MP_AHB6LPENSETR_ETH1CKLPEN	BIT(7)
#define RCC_MP_AHB6LPENSETR_ETH1TXLPEN	BIT(8)
#define RCC_MP_AHB6LPENSETR_ETH1RXLPEN	BIT(9)
#define RCC_MP_AHB6LPENSETR_ETH1MACLPEN	BIT(10)
#define RCC_MP_AHB6LPENSETR_ETH1STPEN	BIT(11)
#define RCC_MP_AHB6LPENSETR_FMCLPEN	BIT(12)
#define RCC_MP_AHB6LPENSETR_QSPILPEN	BIT(14)
#define RCC_MP_AHB6LPENSETR_SDMMC1LPEN	BIT(16)
#define RCC_MP_AHB6LPENSETR_SDMMC2LPEN	BIT(17)
#define RCC_MP_AHB6LPENSETR_CRC1LPEN	BIT(20)
#define RCC_MP_AHB6LPENSETR_USBHLPEN	BIT(24)
#define RCC_MP_AHB6LPENSETR_ETH2CKLPEN	BIT(27)
#define RCC_MP_AHB6LPENSETR_ETH2TXLPEN	BIT(28)
#define RCC_MP_AHB6LPENSETR_ETH2RXLPEN	BIT(29)
#define RCC_MP_AHB6LPENSETR_ETH2MACLPEN	BIT(30)
#define RCC_MP_AHB6LPENSETR_ETH2STPEN	BIT(31)

/* RCC_MP_AHB6LPENCLRR register fields */
#define RCC_MP_AHB6LPENCLRR_MCELPEN	BIT(1)
#define RCC_MP_AHB6LPENCLRR_ETH1CKLPEN	BIT(7)
#define RCC_MP_AHB6LPENCLRR_ETH1TXLPEN	BIT(8)
#define RCC_MP_AHB6LPENCLRR_ETH1RXLPEN	BIT(9)
#define RCC_MP_AHB6LPENCLRR_ETH1MACLPEN	BIT(10)
#define RCC_MP_AHB6LPENCLRR_ETH1STPEN	BIT(11)
#define RCC_MP_AHB6LPENCLRR_FMCLPEN	BIT(12)
#define RCC_MP_AHB6LPENCLRR_QSPILPEN	BIT(14)
#define RCC_MP_AHB6LPENCLRR_SDMMC1LPEN	BIT(16)
#define RCC_MP_AHB6LPENCLRR_SDMMC2LPEN	BIT(17)
#define RCC_MP_AHB6LPENCLRR_CRC1LPEN	BIT(20)
#define RCC_MP_AHB6LPENCLRR_USBHLPEN	BIT(24)
#define RCC_MP_AHB6LPENCLRR_ETH2CKLPEN	BIT(27)
#define RCC_MP_AHB6LPENCLRR_ETH2TXLPEN	BIT(28)
#define RCC_MP_AHB6LPENCLRR_ETH2RXLPEN	BIT(29)
#define RCC_MP_AHB6LPENCLRR_ETH2MACLPEN	BIT(30)
#define RCC_MP_AHB6LPENCLRR_ETH2STPEN	BIT(31)

/* RCC_MP_S_AHB6LPENSETR register fields */
#define RCC_MP_S_AHB6LPENSETR_MDMALPEN	BIT(0)

/* RCC_MP_S_AHB6LPENCLRR register fields */
#define RCC_MP_S_AHB6LPENCLRR_MDMALPEN	BIT(0)

/* RCC_MP_NS_AHB6LPENSETR register fields */
#define RCC_MP_NS_AHB6LPENSETR_MDMALPEN	BIT(0)

/* RCC_MP_NS_AHB6LPENCLRR register fields */
#define RCC_MP_NS_AHB6LPENCLRR_MDMALPEN	BIT(0)

/* RCC_MP_S_AXIMLPENSETR register fields */
#define RCC_MP_S_AXIMLPENSETR_SYSRAMLPEN BIT(0)

/* RCC_MP_S_AXIMLPENCLRR register fields */
#define RCC_MP_S_AXIMLPENCLRR_SYSRAMLPEN BIT(0)

/* RCC_MP_NS_AXIMLPENSETR register fields */
#define RCC_MP_NS_AXIMLPENSETR_SYSRAMLPEN BIT(0)

/* RCC_MP_NS_AXIMLPENCLRR register fields */
#define RCC_MP_NS_AXIMLPENCLRR_SYSRAMLPEN BIT(0)

/* RCC_MP_MLAHBLPENSETR register fields */
#define RCC_MP_MLAHBLPENSETR_SRAM1LPEN	BIT(0)
#define RCC_MP_MLAHBLPENSETR_SRAM2LPEN	BIT(1)
#define RCC_MP_MLAHBLPENSETR_SRAM3LPEN	BIT(2)

/* RCC_MP_MLAHBLPENCLRR register fields */
#define RCC_MP_MLAHBLPENCLRR_SRAM1LPEN	BIT(0)
#define RCC_MP_MLAHBLPENCLRR_SRAM2LPEN	BIT(1)
#define RCC_MP_MLAHBLPENCLRR_SRAM3LPEN	BIT(2)

/* RCC_APB3SECSR register fields */
#define RCC_APB3SECSR_LPTIM2SECF	0
#define RCC_APB3SECSR_LPTIM3SECF	1
#define RCC_APB3SECSR_VREFSECF		13

/* RCC_APB4SECSR register fields */
#define RCC_APB4SECSR_DCMIPPSECF	1
#define RCC_APB4SECSR_USBPHYSECF	16

/* RCC_APB5SECSR register fields */
#define RCC_APB5SECSR_RTCSECF		8
#define RCC_APB5SECSR_TZCSECF		11
#define RCC_APB5SECSR_ETZPCSECF		13
#define RCC_APB5SECSR_IWDG1SECF		15
#define RCC_APB5SECSR_BSECSECF		16
#define RCC_APB5SECSR_STGENCSECF_MASK	GENMASK(21, 20)
#define RCC_APB5SECSR_STGENCSECF	20
#define RCC_APB5SECSR_STGENROSECF	21

/* RCC_APB6SECSR register fields */
#define RCC_APB6SECSR_USART1SECF        0
#define RCC_APB6SECSR_USART2SECF	1
#define RCC_APB6SECSR_SPI4SECF		2
#define RCC_APB6SECSR_SPI5SECF		3
#define RCC_APB6SECSR_I2C3SECF		4
#define RCC_APB6SECSR_I2C4SECF		5
#define RCC_APB6SECSR_I2C5SECF		6
#define RCC_APB6SECSR_TIM12SECF		7
#define RCC_APB6SECSR_TIM13SECF		8
#define RCC_APB6SECSR_TIM14SECF		9
#define RCC_APB6SECSR_TIM15SECF		10
#define RCC_APB6SECSR_TIM16SECF		11
#define RCC_APB6SECSR_TIM17SECF		12

/* RCC_AHB2SECSR register fields */
#define RCC_AHB2SECSR_DMA3SECF		3
#define RCC_AHB2SECSR_DMAMUX2SECF	4
#define RCC_AHB2SECSR_ADC1SECF		5
#define RCC_AHB2SECSR_ADC2SECF		6
#define RCC_AHB2SECSR_USBOSECF		8

/* RCC_AHB4SECSR register fields */
#define RCC_AHB4SECSR_TSCSECF		15

/* RCC_AHB5SECSR register fields */
#define RCC_AHB5SECSR_PKASECF		2
#define RCC_AHB5SECSR_SAESSECF		3
#define RCC_AHB5SECSR_CRYP1SECF		4
#define RCC_AHB5SECSR_HASH1SECF		5
#define RCC_AHB5SECSR_RNG1SECF		6
#define RCC_AHB5SECSR_BKPSRAMSECF	8

/* RCC_AHB6SECSR register fields */
#define RCC_AHB6SECSR_MCESECF		1
#define RCC_AHB6SECSR_FMCSECF		12
#define RCC_AHB6SECSR_QSPISECF		14
#define RCC_AHB6SECSR_SDMMC1SECF	16
#define RCC_AHB6SECSR_SDMMC2SECF	17

#define RCC_AHB6SECSR_ETH1SECF_MASK	GENMASK(11, 7)
#define RCC_AHB6SECSR_ETH2SECF_MASK	GENMASK(31, 27)
#define RCC_AHB6SECSR_ETH1SECF_SHIFT	7
#define RCC_AHB6SECSR_ETH2SECF_SHIFT	27

#define RCC_AHB6SECSR_ETH1CKSECF	7
#define RCC_AHB6SECSR_ETH1TXSECF	8
#define RCC_AHB6SECSR_ETH1RXSECF	9
#define RCC_AHB6SECSR_ETH1MACSECF	10
#define RCC_AHB6SECSR_ETH1STPSECF	11

#define RCC_AHB6SECSR_ETH2CKSECF	27
#define RCC_AHB6SECSR_ETH2TXSECF	28
#define RCC_AHB6SECSR_ETH2RXSECF	29
#define RCC_AHB6SECSR_ETH2MACSECF	30
#define RCC_AHB6SECSR_ETH2STPSECF	31

/* RCC_VERR register fields */
#define RCC_VERR_MINREV_MASK		GENMASK(3, 0)
#define RCC_VERR_MAJREV_MASK		GENMASK(7, 4)
#define RCC_VERR_MINREV_SHIFT		0
#define RCC_VERR_MAJREV_SHIFT		4

/* RCC_IDR register fields */
#define RCC_IDR_ID_MASK			GENMASK(31, 0)
#define RCC_IDR_ID_SHIFT		0

/* RCC_SIDR register fields */
#define RCC_SIDR_SID_MASK		GENMASK(31, 0)
#define RCC_SIDR_SID_SHIFT		0

#endif /* STM32MP13_RCC_H */