summaryrefslogtreecommitdiffstats
path: root/drivers/net/ksz_common.h
blob: 995054d6e8c6a2ffa096aa886b521c006ad954c9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef NET_KSZ_COMMON_H_
#define NET_KSZ_COMMON_H_

#include <linux/swab.h>
#include <regmap.h>
#include <linux/bitops.h>
#include <platform_data/ksz9477_reg.h>

struct ksz_switch {
	struct spi_device *spi;
	struct i2c_client *i2c;
	struct dsa_switch ds;
	struct device *dev;
	int phy_port_cnt;
	u32 chip_id;
	u8 features;
	struct regmap *regmap[3];
};

static inline int ksz_read8(struct ksz_switch *priv, u32 reg, u8 *val)
{
	unsigned int value;
	int ret = regmap_read(priv->regmap[0], reg, &value);

	*val = value;
	return ret;
}

static inline int ksz_read16(struct ksz_switch *priv, u32 reg, u16 *val)
{
	unsigned int value;
	int ret = regmap_read(priv->regmap[1], reg, &value);

	*val = value;
	return ret;
}

static inline int ksz_read32(struct ksz_switch *priv, u32 reg, u32 *val)
{
	unsigned int value;
	int ret = regmap_read(priv->regmap[2], reg, &value);

	*val = value;
	return ret;
}

static inline int ksz_read64(struct ksz_switch *priv, u32 reg, u64 *val)
{
	u32 value[2];
	int ret;

	ret = regmap_bulk_read(priv->regmap[2], reg, value, 2);
	if (!ret)
		*val = (u64)value[0] << 32 | value[1];

	return ret;
}

static inline int ksz_write8(struct ksz_switch *priv, u32 reg, u8 value)
{
	return regmap_write(priv->regmap[0], reg, value);
}

static inline int ksz_write16(struct ksz_switch *priv, u32 reg, u16 value)
{
	return regmap_write(priv->regmap[1], reg, value);
}

static inline int ksz_write32(struct ksz_switch *priv, u32 reg, u32 value)
{
	return regmap_write(priv->regmap[2], reg, value);
}

static inline int ksz_write64(struct ksz_switch *priv, u32 reg, u64 value)
{
	u32 val[2];

	/* Ick! ToDo: Add 64bit R/W to regmap on 32bit systems */
	value = swab64(value);
	val[0] = swab32(value & 0xffffffffULL);
	val[1] = swab32(value >> 32ULL);

	return regmap_bulk_write(priv->regmap[2], reg, val, 2);
}

static inline int ksz_pread8(struct ksz_switch *priv, int port, int reg, u8 *val)
{
       return ksz_read8(priv, PORT_CTRL_ADDR(port, reg), val);
}

static inline int ksz_pwrite8(struct ksz_switch *priv, int port, int reg, u8 val)
{
       return ksz_write8(priv, PORT_CTRL_ADDR(port, reg), val);
}

static inline int ksz_pread16(struct ksz_switch *priv, int port, int reg, u16 *val)
{
       return ksz_read16(priv, PORT_CTRL_ADDR(port, reg), val);
}

static inline int ksz_pwrite16(struct ksz_switch *priv, int port, int reg, u16 val)
{
       return ksz_write16(priv, PORT_CTRL_ADDR(port, reg), val);
}

static inline int ksz_pwrite32(struct ksz_switch *priv, int port, int reg, u32 val)
{
       return ksz_write32(priv, PORT_CTRL_ADDR(port, reg), val);
}

static void ksz_cfg(struct ksz_switch *priv, u32 addr, u8 bits, bool set)
{
	regmap_update_bits(priv->regmap[0], addr, bits, set ? bits : 0);
}

/* Regmap tables generation */
#define KSZ_SPI_OP_RD		3
#define KSZ_SPI_OP_WR		2

#define swabnot_used(x)		0

#define KSZ_SPI_OP_FLAG_MASK(opcode, swp, regbits, regpad)		\
	swab##swp((opcode) << ((regbits) + (regpad)))

#define KSZ_REGMAP_ENTRY_COUNT	3

#define KSZ_REGMAP_ENTRY(width, swp, regbits, regpad, regalign)		\
	{								\
		.name = #width,						\
		.val_bits = (width),					\
		.reg_stride = 1,					\
		.reg_bits = (regbits) + (regalign),			\
		.pad_bits = (regpad),					\
		.max_register = BIT(regbits) - 1,			\
		.read_flag_mask =					\
			KSZ_SPI_OP_FLAG_MASK(KSZ_SPI_OP_RD, swp,	\
					     regbits, regpad),		\
		.write_flag_mask =					\
			KSZ_SPI_OP_FLAG_MASK(KSZ_SPI_OP_WR, swp,	\
					     regbits, regpad),		\
		.reg_format_endian = REGMAP_ENDIAN_BIG,			\
		.val_format_endian = REGMAP_ENDIAN_BIG			\
	}

#define KSZ_REGMAP_TABLE(ksz, swp, regbits, regpad, regalign)		\
	static const struct regmap_config ksz##_regmap_config[KSZ_REGMAP_ENTRY_COUNT] = {	\
		KSZ_REGMAP_ENTRY(8, swp, (regbits), (regpad), (regalign)), \
		KSZ_REGMAP_ENTRY(16, swp, (regbits), (regpad), (regalign)), \
		KSZ_REGMAP_ENTRY(32, swp, (regbits), (regpad), (regalign)), \
	}


#endif