summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/phy/qcom,edp-phy.yaml
blob: a5850ff529f8fde0a0e6d436d578812b6f75fee0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)

%YAML 1.2
---
$id: "http://devicetree.org/schemas/phy/qcom,edp-phy.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Qualcomm eDP PHY

maintainers:
  - Bjorn Andersson <bjorn.andersson@linaro.org>

description:
  The Qualcomm eDP PHY is found in a number of Qualcomm platform and provides
  the physical interface for Embedded Display Port.

properties:
  compatible:
    enum:
      - qcom,sc7280-edp-phy
      - qcom,sc8180x-edp-phy

  reg:
    items:
      - description: PHY base register block
      - description: tx0 register block
      - description: tx1 register block
      - description: PLL register block

  clocks:
    maxItems: 2

  clock-names:
    items:
      - const: aux
      - const: cfg_ahb

  "#clock-cells":
    const: 1

  "#phy-cells":
    const: 0

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - "#clock-cells"
  - "#phy-cells"

additionalProperties: false

examples:
  - |
    phy@aec2a00 {
      compatible = "qcom,sc8180x-edp-phy";
      reg = <0x0aec2a00 0x1c0>,
            <0x0aec2200 0xa0>,
            <0x0aec2600 0xa0>,
            <0x0aec2000 0x19c>;

      clocks = <&dispcc 0>, <&dispcc 1>;
      clock-names = "aux", "cfg_ahb";

      #clock-cells = <1>;
      #phy-cells = <0>;
    };
...