summaryrefslogtreecommitdiffstats
path: root/dts/include/dt-bindings/clock/gxbb-clkc.h
blob: c0ce5e9c41518654694c943085374a99602c46af (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * GXBB clock tree IDs
 */

#ifndef __GXBB_CLKC_H
#define __GXBB_CLKC_H

#define CLKID_SYS_PLL		0
#define CLKID_HDMI_PLL		2
#define CLKID_FIXED_PLL		3
#define CLKID_FCLK_DIV2		4
#define CLKID_FCLK_DIV3		5
#define CLKID_FCLK_DIV4		6
#define CLKID_FCLK_DIV5		7
#define CLKID_FCLK_DIV7		8
#define CLKID_GP0_PLL		9
#define CLKID_MPEG_SEL		10
#define CLKID_MPEG_DIV		11
#define CLKID_CLK81		12
#define CLKID_MPLL0		13
#define CLKID_MPLL1		14
#define CLKID_MPLL2		15
#define CLKID_DDR		16
#define CLKID_DOS		17
#define CLKID_ISA		18
#define CLKID_PL301		19
#define CLKID_PERIPHS		20
#define CLKID_SPICC		21
#define CLKID_I2C		22
#define CLKID_SAR_ADC		23
#define CLKID_SMART_CARD	24
#define CLKID_RNG0		25
#define CLKID_UART0		26
#define CLKID_SDHC		27
#define CLKID_STREAM		28
#define CLKID_ASYNC_FIFO	29
#define CLKID_SDIO		30
#define CLKID_ABUF		31
#define CLKID_HIU_IFACE		32
#define CLKID_ASSIST_MISC	33
#define CLKID_SPI		34
#define CLKID_ETH		36
#define CLKID_I2S_SPDIF		35
#define CLKID_DEMUX		37
#define CLKID_AIU_GLUE		38
#define CLKID_IEC958		39
#define CLKID_I2S_OUT		40
#define CLKID_AMCLK		41
#define CLKID_AIFIFO2		42
#define CLKID_MIXER		43
#define CLKID_MIXER_IFACE	44
#define CLKID_ADC		45
#define CLKID_BLKMV		46
#define CLKID_AIU		47
#define CLKID_UART1		48
#define CLKID_G2D		49
#define CLKID_USB0		50
#define CLKID_USB1		51
#define CLKID_RESET		52
#define CLKID_NAND		53
#define CLKID_DOS_PARSER	54
#define CLKID_USB		55
#define CLKID_VDIN1		56
#define CLKID_AHB_ARB0		57
#define CLKID_EFUSE		58
#define CLKID_BOOT_ROM		59
#define CLKID_AHB_DATA_BUS	60
#define CLKID_AHB_CTRL_BUS	61
#define CLKID_HDMI_INTR_SYNC	62
#define CLKID_HDMI_PCLK		63
#define CLKID_USB1_DDR_BRIDGE	64
#define CLKID_USB0_DDR_BRIDGE	65
#define CLKID_MMC_PCLK		66
#define CLKID_DVIN		67
#define CLKID_UART2		68
#define CLKID_SANA		69
#define CLKID_VPU_INTR		70
#define CLKID_SEC_AHB_AHB3_BRIDGE 71
#define CLKID_CLK81_A53		72
#define CLKID_VCLK2_VENCI0	73
#define CLKID_VCLK2_VENCI1	74
#define CLKID_VCLK2_VENCP0	75
#define CLKID_VCLK2_VENCP1	76
#define CLKID_GCLK_VENCI_INT0	77
#define CLKID_GCLK_VENCI_INT	78
#define CLKID_DAC_CLK		79
#define CLKID_AOCLK_GATE	80
#define CLKID_IEC958_GATE	81
#define CLKID_ENC480P		82
#define CLKID_RNG1		83
#define CLKID_GCLK_VENCI_INT1	84
#define CLKID_VCLK2_VENCLMCC	85
#define CLKID_VCLK2_VENCL	86
#define CLKID_VCLK_OTHER	87
#define CLKID_EDP		88
#define CLKID_AO_MEDIA_CPU	89
#define CLKID_AO_AHB_SRAM	90
#define CLKID_AO_AHB_BUS	91
#define CLKID_AO_IFACE		92
#define CLKID_AO_I2C		93
#define CLKID_SD_EMMC_A		94
#define CLKID_SD_EMMC_B		95
#define CLKID_SD_EMMC_C		96
#define CLKID_SAR_ADC_CLK	97
#define CLKID_SAR_ADC_SEL	98
#define CLKID_SAR_ADC_DIV	99
#define CLKID_MALI_0_SEL	100
#define CLKID_MALI_0_DIV	101
#define CLKID_MALI_0		102
#define CLKID_MALI_1_SEL	103
#define CLKID_MALI_1_DIV	104
#define CLKID_MALI_1		105
#define CLKID_MALI		106
#define CLKID_CTS_AMCLK		107
#define CLKID_CTS_AMCLK_SEL	108
#define CLKID_CTS_AMCLK_DIV	109
#define CLKID_CTS_MCLK_I958	110
#define CLKID_CTS_MCLK_I958_SEL	111
#define CLKID_CTS_MCLK_I958_DIV 112
#define CLKID_CTS_I958		113
#define CLKID_32K_CLK		114
#define CLKID_32K_CLK_SEL	115
#define CLKID_32K_CLK_DIV	116
#define CLKID_SD_EMMC_A_CLK0_SEL 117
#define CLKID_SD_EMMC_A_CLK0_DIV 118
#define CLKID_SD_EMMC_A_CLK0	119
#define CLKID_SD_EMMC_B_CLK0_SEL 120
#define CLKID_SD_EMMC_B_CLK0_DIV 121
#define CLKID_SD_EMMC_B_CLK0	122
#define CLKID_SD_EMMC_C_CLK0_SEL 123
#define CLKID_SD_EMMC_C_CLK0_DIV 124
#define CLKID_SD_EMMC_C_CLK0	125
#define CLKID_VPU_0_SEL		126
#define CLKID_VPU_0_DIV		127
#define CLKID_VPU_0		128
#define CLKID_VPU_1_SEL		129
#define CLKID_VPU_1_DIV		130
#define CLKID_VPU_1		131
#define CLKID_VPU		132
#define CLKID_VAPB_0_SEL	133
#define CLKID_VAPB_0_DIV	134
#define CLKID_VAPB_0		135
#define CLKID_VAPB_1_SEL	136
#define CLKID_VAPB_1_DIV	137
#define CLKID_VAPB_1		138
#define CLKID_VAPB_SEL		139
#define CLKID_VAPB		140
#define CLKID_HDMI_PLL_PRE_MULT	141
#define CLKID_MPLL0_DIV		142
#define CLKID_MPLL1_DIV		143
#define CLKID_MPLL2_DIV		144
#define CLKID_MPLL_PREDIV	145
#define CLKID_FCLK_DIV2_DIV	146
#define CLKID_FCLK_DIV3_DIV	147
#define CLKID_FCLK_DIV4_DIV	148
#define CLKID_FCLK_DIV5_DIV	149
#define CLKID_FCLK_DIV7_DIV	150
#define CLKID_VDEC_1_SEL	151
#define CLKID_VDEC_1_DIV	152
#define CLKID_VDEC_1		153
#define CLKID_VDEC_HEVC_SEL	154
#define CLKID_VDEC_HEVC_DIV	155
#define CLKID_VDEC_HEVC		156
#define CLKID_GEN_CLK_SEL	157
#define CLKID_GEN_CLK_DIV	158
#define CLKID_GEN_CLK		159
#define CLKID_FIXED_PLL_DCO	160
#define CLKID_HDMI_PLL_DCO	161
#define CLKID_HDMI_PLL_OD	162
#define CLKID_HDMI_PLL_OD2	163
#define CLKID_SYS_PLL_DCO	164
#define CLKID_GP0_PLL_DCO	165
#define CLKID_VID_PLL		166
#define CLKID_VID_PLL_SEL	167
#define CLKID_VID_PLL_DIV	168
#define CLKID_VCLK_SEL		169
#define CLKID_VCLK2_SEL		170
#define CLKID_VCLK_INPUT	171
#define CLKID_VCLK2_INPUT	172
#define CLKID_VCLK_DIV		173
#define CLKID_VCLK2_DIV		174
#define CLKID_VCLK		175
#define CLKID_VCLK2		176
#define CLKID_VCLK_DIV2_EN	177
#define CLKID_VCLK_DIV4_EN	178
#define CLKID_VCLK_DIV6_EN	179
#define CLKID_VCLK_DIV12_EN	180
#define CLKID_VCLK2_DIV2_EN	181
#define CLKID_VCLK2_DIV4_EN	182
#define CLKID_VCLK2_DIV6_EN	183
#define CLKID_VCLK2_DIV12_EN	184
#define CLKID_VCLK_DIV1		185
#define CLKID_VCLK_DIV2		186
#define CLKID_VCLK_DIV4		187
#define CLKID_VCLK_DIV6		188
#define CLKID_VCLK_DIV12	189
#define CLKID_VCLK2_DIV1	190
#define CLKID_VCLK2_DIV2	191
#define CLKID_VCLK2_DIV4	192
#define CLKID_VCLK2_DIV6	193
#define CLKID_VCLK2_DIV12	194
#define CLKID_CTS_ENCI_SEL	195
#define CLKID_CTS_ENCP_SEL	196
#define CLKID_CTS_VDAC_SEL	197
#define CLKID_HDMI_TX_SEL	198
#define CLKID_CTS_ENCI		199
#define CLKID_CTS_ENCP		200
#define CLKID_CTS_VDAC		201
#define CLKID_HDMI_TX		202
#define CLKID_HDMI_SEL		203
#define CLKID_HDMI_DIV		204
#define CLKID_HDMI		205
#define CLKID_ACODEC		206

#endif /* __GXBB_CLKC_H */