summaryrefslogtreecommitdiffstats
path: root/dts/src/arm64/qcom/sc7280-crd-r3.dts
blob: 344338ad8a0164c6cf34e2e005b86a1fb52e9c6d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
// SPDX-License-Identifier: BSD-3-Clause
/*
 * sc7280 CRD board device tree source
 *
 * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
 */

/dts-v1/;

#include "sc7280-idp.dtsi"
#include "sc7280-idp-ec-h1.dtsi"

/ {
	model = "Qualcomm Technologies, Inc. sc7280 CRD platform (rev3 - 4)";
	compatible = "qcom,sc7280-crd",
		     "google,hoglin-rev3", "google,hoglin-rev4",
		     "google,piglin-rev3", "google,piglin-rev4",
		     "qcom,sc7280";

	aliases {
		serial0 = &uart5;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&apps_rsc {
	pmg1110-regulators {
		compatible = "qcom,pmg1110-rpmh-regulators";
		qcom,pmic-id = "k";

		vreg_s1k_1p0: smps1 {
			regulator-min-microvolt = <1010000>;
			regulator-max-microvolt = <1170000>;
		};
	};
};

ap_tp_i2c: &i2c0 {
	status = "okay";
	clock-frequency = <400000>;

	trackpad: trackpad@15 {
		compatible = "hid-over-i2c";
		reg = <0x15>;
		pinctrl-names = "default";
		pinctrl-0 = <&tp_int_odl>;

		interrupt-parent = <&tlmm>;
		interrupts = <7 IRQ_TYPE_EDGE_FALLING>;

		post-power-on-delay-ms = <20>;
		hid-descr-addr = <0x0001>;
		vdd-supply = <&vreg_l18b_1p8>;

		wakeup-source;
	};
};

ap_ts_pen_1v8: &i2c13 {
	status = "okay";
	clock-frequency = <400000>;

	ap_ts: touchscreen@5c {
		compatible = "hid-over-i2c";
		reg = <0x5c>;
		pinctrl-names = "default";
		pinctrl-0 = <&ts_int_l>, <&ts_reset_l>;

		interrupt-parent = <&tlmm>;
		interrupts = <55 IRQ_TYPE_LEVEL_LOW>;

		post-power-on-delay-ms = <500>;
		hid-descr-addr = <0x0000>;

		vdd-supply = <&vreg_l19b_1p8>;
	};
};

&nvme_3v3_regulator {
	gpio = <&tlmm 51 GPIO_ACTIVE_HIGH>;
};

&nvme_pwren {
	pins = "gpio51";
};

&tlmm {
	tp_int_odl: tp-int-odl {
		pins = "gpio7";
		function = "gpio";
		bias-disable;
	};

	ts_int_l: ts-int-l {
		pins = "gpio55";
		function = "gpio";
		bias-pull-up;
	};

	ts_reset_l: ts-reset-l {
		pins = "gpio54";
		function = "gpio";
		bias-disable;
	};
};