summaryrefslogtreecommitdiffstats
path: root/dts/src/arm64/renesas/r9a07g044c1.dtsi
blob: 1d57df706939c6c436e787d821da664dacdf572c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
 * Device Tree Source for the RZ/G2LC R9A07G044C1 SoC specific parts
 *
 * Copyright (C) 2021 Renesas Electronics Corp.
 */

/dts-v1/;
#include "r9a07g044.dtsi"

/ {
	compatible = "renesas,r9a07g044c1", "renesas,r9a07g044";

	cpus {
		/delete-node/ cpu-map;
		/delete-node/ cpu@100;
	};

	timer {
		interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>,
				      <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>;
	};
};

&soc {
	/delete-node/ ssi@1004a800;
	/delete-node/ serial@1004c800;
	/delete-node/ adc@10059000;
	/delete-node/ ethernet@11c30000;
};