1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
* Device Tree Source for the RZ/V2M (r9a09g011) Evaluation Kit Board
*
* Copyright (C) 2022 Renesas Electronics Corp.
*/
/dts-v1/;
#include "r9a09g011.dtsi"
#include <dt-bindings/pinctrl/rzv2m-pinctrl.h>
/ {
model = "RZ/V2M Evaluation Kit 2.0";
compatible = "renesas,rzv2mevk2", "renesas,r9a09g011";
aliases {
serial0 = &uart0;
ethernet0 = &avb;
};
chosen {
stdout-path = "serial0:115200n8";
};
memory@58000000 {
device_type = "memory";
/*
* first 1.25GiB is reserved for ISP Firmware,
* next 128MiB is reserved for secure area.
*/
reg = <0x0 0x58000000 0x0 0x28000000>;
};
memory@180000000 {
device_type = "memory";
reg = <0x1 0x80000000 0x0 0x80000000>;
};
};
&avb {
renesas,no-ether-link;
phy-handle = <&phy0>;
phy-mode = "gmii";
status = "okay";
phy0: ethernet-phy@0 {
compatible = "ethernet-phy-id001c.c916",
"ethernet-phy-ieee802.3-c22";
reg = <0>;
};
};
&extal_clk {
clock-frequency = <48000000>;
};
&i2c0 {
pinctrl-0 = <&i2c0_pins>;
pinctrl-names = "default";
clock-frequency = <400000>;
status = "okay";
};
&i2c2 {
pinctrl-0 = <&i2c2_pins>;
pinctrl-names = "default";
clock-frequency = <100000>;
status = "okay";
};
&pinctrl {
i2c0_pins: i2c0 {
pinmux = <RZV2M_PORT_PINMUX(5, 0, 2)>, /* SDA */
<RZV2M_PORT_PINMUX(5, 1, 2)>; /* SCL */
};
i2c2_pins: i2c2 {
pinmux = <RZV2M_PORT_PINMUX(3, 8, 2)>, /* SDA */
<RZV2M_PORT_PINMUX(3, 9, 2)>; /* SCL */
};
};
&uart0 {
status = "okay";
};
|
