summaryrefslogtreecommitdiffstats
path: root/include/fpga.h
blob: a038aa189577a749f476bed4c46c7ef52d48f8d3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
/*
 * (C) Copyright 2002
 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 *
 */

#include <linux/types.h>               /* for ulong typedef */

#ifndef _FPGA_H_
#define _FPGA_H_

#ifndef CONFIG_MAX_FPGA_DEVICES
#define CONFIG_MAX_FPGA_DEVICES		5
#endif

/* these probably belong somewhere else */
#ifndef FALSE
#define FALSE	(0)
#endif
#ifndef TRUE
#define TRUE 	(!FALSE)
#endif

/* CONFIG_FPGA bit assignments */
#define CFG_FPGA_MAN(x)	(x)
#define CFG_FPGA_DEV(x)	((x) << 8 )
#define CFG_FPGA_IF(x)	((x) << 16 )

/* FPGA Manufacturer bits in CONFIG_FPGA */
#define CFG_FPGA_XILINX 		CFG_FPGA_MAN( 0x1 )
#define CFG_FPGA_ALTERA			CFG_FPGA_MAN( 0x2 )


/* fpga_xxxx function return value definitions */
#define FPGA_SUCCESS         0
#define FPGA_FAIL           -1

/* device numbers must be non-negative */
#define FPGA_INVALID_DEVICE -1

/* root data type defintions */
typedef enum {                 /* typedef fpga_type */
	fpga_min_type,             /* range check value */
    fpga_xilinx,               /* Xilinx Family) */
    fpga_altera,               /* unimplemented */
    fpga_undefined             /* invalid range check value */
} fpga_type;                   /* end, typedef fpga_type */

typedef struct {               /* typedef fpga_desc */
    fpga_type   devtype;       /* switch value to select sub-functions */
    void *      devdesc;       /* real device descriptor */
} fpga_desc;                   /* end, typedef fpga_desc */


/* root function definitions */
extern void fpga_init( ulong reloc_off );
extern int fpga_add( fpga_type devtype, void *desc );
extern int fpga_count( void );
extern int fpga_load( int devnum, void *buf, size_t bsize );
extern int fpga_dump( int devnum, void *buf, size_t bsize );
extern int fpga_info( int devnum );

#endif	/* _FPGA_H_ */