blob: f8d0d13e2c3b8453a3dab3a6d9e07cbea044b763 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/*
* Copyright (C) 2011 Antony Pavlov <antonynpavlov@gmail.com>
*
* This file is part of barebox.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2
* as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
/** @file
* This File contains declaration for early output support
*/
#ifndef __MACH_TEGRA_DEBUG_LL_H__
#define __MACH_TEGRA_DEBUG_LL_H__
#include <asm/io.h>
#include <mach/tegra/iomap.h>
#define DEBUG_LL_UART_ADDR TEGRA_UARTA_BASE
#define DEBUG_LL_UART_RSHFT 2
#define rbr (0 << DEBUG_LL_UART_RSHFT)
#define lsr (5 << DEBUG_LL_UART_RSHFT)
#define LSR_THRE 0x20 /* Xmit holding register empty */
static inline void PUTC_LL(char ch)
{
while (!(__raw_readb(DEBUG_LL_UART_ADDR + lsr) & LSR_THRE))
;
__raw_writeb(ch, DEBUG_LL_UART_ADDR + rbr);
}
#endif /* __MACH_TEGRA_DEBUG_LL_H__ */
|
