summaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/exynos/exynos5433.dtsi
blob: 1ad8677f6a0a622c66f842ef16478091ee22ee73 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
// SPDX-License-Identifier: GPL-2.0
/*
 * Samsung's Exynos5433 SoC device tree source
 *
 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
 *
 * Samsung's Exynos5433 SoC device nodes are listed in this file.
 * Exynos5433 based board files can include this file and provide
 * values for board specific bindings.
 *
 * Note: This file does not include device nodes for all the controllers in
 * Exynos5433 SoC. As device tree coverage for Exynos5433 increases,
 * additional nodes can be added to this file.
 */

#include <dt-bindings/clock/exynos5433.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "samsung,exynos5433";
	#address-cells = <2>;
	#size-cells = <2>;

	interrupt-parent = <&gic>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x100>;
			clock-frequency = <1300000000>;
			clocks = <&cmu_apollo CLK_SCLK_APOLLO>;
			clock-names = "apolloclk";
			operating-points-v2 = <&cluster_a53_opp_table>;
			#cooling-cells = <2>;
		};

		cpu1: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x101>;
			clock-frequency = <1300000000>;
			operating-points-v2 = <&cluster_a53_opp_table>;
			#cooling-cells = <2>;
		};

		cpu2: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x102>;
			clock-frequency = <1300000000>;
			operating-points-v2 = <&cluster_a53_opp_table>;
			#cooling-cells = <2>;
		};

		cpu3: cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			enable-method = "psci";
			reg = <0x103>;
			clock-frequency = <1300000000>;
			operating-points-v2 = <&cluster_a53_opp_table>;
			#cooling-cells = <2>;
		};

		cpu4: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a57", "arm,armv8";
			enable-method = "psci";
			reg = <0x0>;
			clock-frequency = <1900000000>;
			clocks = <&cmu_atlas CLK_SCLK_ATLAS>;
			clock-names = "atlasclk";
			operating-points-v2 = <&cluster_a57_opp_table>;
			#cooling-cells = <2>;
		};

		cpu5: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a57", "arm,armv8";
			enable-method = "psci";
			reg = <0x1>;
			clock-frequency = <1900000000>;
			operating-points-v2 = <&cluster_a57_opp_table>;
			#cooling-cells = <2>;
		};

		cpu6: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a57", "arm,armv8";
			enable-method = "psci";
			reg = <0x2>;
			clock-frequency = <1900000000>;
			operating-points-v2 = <&cluster_a57_opp_table>;
			#cooling-cells = <2>;
		};

		cpu7: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a57", "arm,armv8";
			enable-method = "psci";
			reg = <0x3>;
			clock-frequency = <1900000000>;
			operating-points-v2 = <&cluster_a57_opp_table>;
			#cooling-cells = <2>;
		};
	};

	cluster_a53_opp_table: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp-400000000 {
			opp-hz = /bits/ 64 <400000000>;
			opp-microvolt = <900000>;
		};
		opp-500000000 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <925000>;
		};
		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <950000>;
		};
		opp-700000000 {
			opp-hz = /bits/ 64 <700000000>;
			opp-microvolt = <975000>;
		};
		opp-800000000 {
			opp-hz = /bits/ 64 <800000000>;
			opp-microvolt = <1000000>;
		};
		opp-900000000 {
			opp-hz = /bits/ 64 <900000000>;
			opp-microvolt = <1050000>;
		};
		opp-1000000000 {
			opp-hz = /bits/ 64 <1000000000>;
			opp-microvolt = <1075000>;
		};
		opp-1100000000 {
			opp-hz = /bits/ 64 <1100000000>;
			opp-microvolt = <1112500>;
		};
		opp-1200000000 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-microvolt = <1112500>;
		};
		opp-1300000000 {
			opp-hz = /bits/ 64 <1300000000>;
			opp-microvolt = <1150000>;
		};
	};

	cluster_a57_opp_table: opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;

		opp-500000000 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <900000>;
		};
		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <900000>;
		};
		opp-700000000 {
			opp-hz = /bits/ 64 <700000000>;
			opp-microvolt = <912500>;
		};
		opp-800000000 {
			opp-hz = /bits/ 64 <800000000>;
			opp-microvolt = <912500>;
		};
		opp-900000000 {
			opp-hz = /bits/ 64 <900000000>;
			opp-microvolt = <937500>;
		};
		opp-1000000000 {
			opp-hz = /bits/ 64 <1000000000>;
			opp-microvolt = <975000>;
		};
		opp-1100000000 {
			opp-hz = /bits/ 64 <1100000000>;
			opp-microvolt = <1012500>;
		};
		opp-1200000000 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-microvolt = <1037500>;
		};
		opp-1300000000 {
			opp-hz = /bits/ 64 <1300000000>;
			opp-microvolt = <1062500>;
		};
		opp-1400000000 {
			opp-hz = /bits/ 64 <1400000000>;
			opp-microvolt = <1087500>;
		};
		opp-1500000000 {
			opp-hz = /bits/ 64 <1500000000>;
			opp-microvolt = <1125000>;
		};
		opp-1600000000 {
			opp-hz = /bits/ 64 <1600000000>;
			opp-microvolt = <1137500>;
		};
		opp-1700000000 {
			opp-hz = /bits/ 64 <1700000000>;
			opp-microvolt = <1175000>;
		};
		opp-1800000000 {
			opp-hz = /bits/ 64 <1800000000>;
			opp-microvolt = <1212500>;
		};
		opp-1900000000 {
			opp-hz = /bits/ 64 <1900000000>;
			opp-microvolt = <1262500>;
		};
	};

	psci {
		compatible = "arm,psci";
		method = "smc";
		cpu_off = <0x84000002>;
		cpu_on = <0xC4000003>;
	};

	reboot: syscon-reboot {
		compatible = "syscon-reboot";
		regmap = <&pmu_system_controller>;
		offset = <0x400>; /* SWRESET */
		mask = <0x1>;
	};

	soc: soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x0 0x18000000>;

		arm_a53_pmu {
			compatible = "arm,cortex-a53-pmu", "arm,armv8-pmuv3";
			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
		};

		arm_a57_pmu {
			compatible = "arm,cortex-a57-pmu", "arm,armv8-pmuv3";
			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-affinity = <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
		};

		chipid@10000000 {
			compatible = "samsung,exynos4210-chipid";
			reg = <0x10000000 0x100>;
		};

		xxti: xxti {
			compatible = "fixed-clock";
			clock-output-names = "oscclk";
			#clock-cells = <0>;
		};

		cmu_top: clock-controller@10030000 {
			compatible = "samsung,exynos5433-cmu-top";
			reg = <0x10030000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"sclk_mphy_pll",
				"sclk_mfc_pll",
				"sclk_bus_pll";
			clocks = <&xxti>,
				<&cmu_cpif CLK_SCLK_MPHY_PLL>,
				<&cmu_mif CLK_SCLK_MFC_PLL>,
				<&cmu_mif CLK_SCLK_BUS_PLL>;
		};

		cmu_cpif: clock-controller@10fc0000 {
			compatible = "samsung,exynos5433-cmu-cpif";
			reg = <0x10fc0000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk";
			clocks = <&xxti>;
		};

		cmu_mif: clock-controller@105b0000 {
			compatible = "samsung,exynos5433-cmu-mif";
			reg = <0x105b0000 0x2000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"sclk_mphy_pll";
			clocks = <&xxti>,
				<&cmu_cpif CLK_SCLK_MPHY_PLL>;
		};

		cmu_peric: clock-controller@14c80000 {
			compatible = "samsung,exynos5433-cmu-peric";
			reg = <0x14c80000 0x1000>;
			#clock-cells = <1>;
		};

		cmu_peris: clock-controller@10040000 {
			compatible = "samsung,exynos5433-cmu-peris";
			reg = <0x10040000 0x1000>;
			#clock-cells = <1>;
		};

		cmu_fsys: clock-controller@156e0000 {
			compatible = "samsung,exynos5433-cmu-fsys";
			reg = <0x156e0000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"sclk_ufs_mphy",
				"aclk_fsys_200",
				"sclk_pcie_100_fsys",
				"sclk_ufsunipro_fsys",
				"sclk_mmc2_fsys",
				"sclk_mmc1_fsys",
				"sclk_mmc0_fsys",
				"sclk_usbhost30_fsys",
				"sclk_usbdrd30_fsys";
			clocks = <&xxti>,
				<&cmu_cpif CLK_SCLK_UFS_MPHY>,
				<&cmu_top CLK_ACLK_FSYS_200>,
				<&cmu_top CLK_SCLK_PCIE_100_FSYS>,
				<&cmu_top CLK_SCLK_UFSUNIPRO_FSYS>,
				<&cmu_top CLK_SCLK_MMC2_FSYS>,
				<&cmu_top CLK_SCLK_MMC1_FSYS>,
				<&cmu_top CLK_SCLK_MMC0_FSYS>,
				<&cmu_top CLK_SCLK_USBHOST30_FSYS>,
				<&cmu_top CLK_SCLK_USBDRD30_FSYS>;
		};

		cmu_g2d: clock-controller@12460000 {
			compatible = "samsung,exynos5433-cmu-g2d";
			reg = <0x12460000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"aclk_g2d_266",
				"aclk_g2d_400";
			clocks = <&xxti>,
				<&cmu_top CLK_ACLK_G2D_266>,
				<&cmu_top CLK_ACLK_G2D_400>;
			power-domains = <&pd_g2d>;
		};

		cmu_disp: clock-controller@13b90000 {
			compatible = "samsung,exynos5433-cmu-disp";
			reg = <0x13b90000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"sclk_dsim1_disp",
				"sclk_dsim0_disp",
				"sclk_dsd_disp",
				"sclk_decon_tv_eclk_disp",
				"sclk_decon_vclk_disp",
				"sclk_decon_eclk_disp",
				"sclk_decon_tv_vclk_disp",
				"aclk_disp_333";
			clocks = <&xxti>,
				<&cmu_mif CLK_SCLK_DSIM1_DISP>,
				<&cmu_mif CLK_SCLK_DSIM0_DISP>,
				<&cmu_mif CLK_SCLK_DSD_DISP>,
				<&cmu_mif CLK_SCLK_DECON_TV_ECLK_DISP>,
				<&cmu_mif CLK_SCLK_DECON_VCLK_DISP>,
				<&cmu_mif CLK_SCLK_DECON_ECLK_DISP>,
				<&cmu_mif CLK_SCLK_DECON_TV_VCLK_DISP>,
				<&cmu_mif CLK_ACLK_DISP_333>;
			power-domains = <&pd_disp>;
		};

		cmu_aud: clock-controller@114c0000 {
			compatible = "samsung,exynos5433-cmu-aud";
			reg = <0x114c0000 0x1000>;
			#clock-cells = <1>;
			clock-names = "oscclk", "fout_aud_pll";
			clocks = <&xxti>, <&cmu_top CLK_FOUT_AUD_PLL>;
			power-domains = <&pd_aud>;
		};

		cmu_bus0: clock-controller@13600000 {
			compatible = "samsung,exynos5433-cmu-bus0";
			reg = <0x13600000 0x1000>;
			#clock-cells = <1>;

			clock-names = "aclk_bus0_400";
			clocks = <&cmu_top CLK_ACLK_BUS0_400>;
		};

		cmu_bus1: clock-controller@14800000 {
			compatible = "samsung,exynos5433-cmu-bus1";
			reg = <0x14800000 0x1000>;
			#clock-cells = <1>;

			clock-names = "aclk_bus1_400";
			clocks = <&cmu_top CLK_ACLK_BUS1_400>;
		};

		cmu_bus2: clock-controller@13400000 {
			compatible = "samsung,exynos5433-cmu-bus2";
			reg = <0x13400000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk", "aclk_bus2_400";
			clocks = <&xxti>, <&cmu_mif CLK_ACLK_BUS2_400>;
		};

		cmu_g3d: clock-controller@14aa0000 {
			compatible = "samsung,exynos5433-cmu-g3d";
			reg = <0x14aa0000 0x2000>;
			#clock-cells = <1>;

			clock-names = "oscclk", "aclk_g3d_400";
			clocks = <&xxti>, <&cmu_top CLK_ACLK_G3D_400>;
			power-domains = <&pd_g3d>;
		};

		cmu_gscl: clock-controller@13cf0000 {
			compatible = "samsung,exynos5433-cmu-gscl";
			reg = <0x13cf0000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"aclk_gscl_111",
				"aclk_gscl_333";
			clocks = <&xxti>,
				<&cmu_top CLK_ACLK_GSCL_111>,
				<&cmu_top CLK_ACLK_GSCL_333>;
			power-domains = <&pd_gscl>;
		};

		cmu_apollo: clock-controller@11900000 {
			compatible = "samsung,exynos5433-cmu-apollo";
			reg = <0x11900000 0x2000>;
			#clock-cells = <1>;

			clock-names = "oscclk", "sclk_bus_pll_apollo";
			clocks = <&xxti>, <&cmu_mif CLK_SCLK_BUS_PLL_APOLLO>;
		};

		cmu_atlas: clock-controller@11800000 {
			compatible = "samsung,exynos5433-cmu-atlas";
			reg = <0x11800000 0x2000>;
			#clock-cells = <1>;

			clock-names = "oscclk", "sclk_bus_pll_atlas";
			clocks = <&xxti>, <&cmu_mif CLK_SCLK_BUS_PLL_ATLAS>;
		};

		cmu_mscl: clock-controller@150d0000 {
			compatible = "samsung,exynos5433-cmu-mscl";
			reg = <0x150d0000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"sclk_jpeg_mscl",
				"aclk_mscl_400";
			clocks = <&xxti>,
				<&cmu_top CLK_SCLK_JPEG_MSCL>,
				<&cmu_top CLK_ACLK_MSCL_400>;
			power-domains = <&pd_mscl>;
		};

		cmu_mfc: clock-controller@15280000 {
			compatible = "samsung,exynos5433-cmu-mfc";
			reg = <0x15280000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk", "aclk_mfc_400";
			clocks = <&xxti>, <&cmu_top CLK_ACLK_MFC_400>;
			power-domains = <&pd_mfc>;
		};

		cmu_hevc: clock-controller@14f80000 {
			compatible = "samsung,exynos5433-cmu-hevc";
			reg = <0x14f80000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk", "aclk_hevc_400";
			clocks = <&xxti>, <&cmu_top CLK_ACLK_HEVC_400>;
			power-domains = <&pd_hevc>;
		};

		cmu_isp: clock-controller@146d0000 {
			compatible = "samsung,exynos5433-cmu-isp";
			reg = <0x146d0000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"aclk_isp_dis_400",
				"aclk_isp_400";
			clocks = <&xxti>,
				<&cmu_top CLK_ACLK_ISP_DIS_400>,
				<&cmu_top CLK_ACLK_ISP_400>;
			power-domains = <&pd_isp>;
		};

		cmu_cam0: clock-controller@120d0000 {
			compatible = "samsung,exynos5433-cmu-cam0";
			reg = <0x120d0000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"aclk_cam0_333",
				"aclk_cam0_400",
				"aclk_cam0_552";
			clocks = <&xxti>,
				<&cmu_top CLK_ACLK_CAM0_333>,
				<&cmu_top CLK_ACLK_CAM0_400>,
				<&cmu_top CLK_ACLK_CAM0_552>;
			power-domains = <&pd_cam0>;
		};

		cmu_cam1: clock-controller@145d0000 {
			compatible = "samsung,exynos5433-cmu-cam1";
			reg = <0x145d0000 0x1000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"sclk_isp_uart_cam1",
				"sclk_isp_spi1_cam1",
				"sclk_isp_spi0_cam1",
				"aclk_cam1_333",
				"aclk_cam1_400",
				"aclk_cam1_552";
			clocks = <&xxti>,
				<&cmu_top CLK_SCLK_ISP_UART_CAM1>,
				<&cmu_top CLK_SCLK_ISP_SPI1_CAM1>,
				<&cmu_top CLK_SCLK_ISP_SPI0_CAM1>,
				<&cmu_top CLK_ACLK_CAM1_333>,
				<&cmu_top CLK_ACLK_CAM1_400>,
				<&cmu_top CLK_ACLK_CAM1_552>;
			power-domains = <&pd_cam1>;
		};

		pd_gscl: power-domain@105c4000 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4000 0x20>;
			#power-domain-cells = <0>;
			label = "GSCL";
		};

		pd_cam0: power-domain@105c4020 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4020 0x20>;
			#power-domain-cells = <0>;
			power-domains = <&pd_cam1>;
			label = "CAM0";
		};

		pd_mscl: power-domain@105c4040 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4040 0x20>;
			#power-domain-cells = <0>;
			label = "MSCL";
		};

		pd_g3d: power-domain@105c4060 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4060 0x20>;
			#power-domain-cells = <0>;
			label = "G3D";
		};

		pd_disp: power-domain@105c4080 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4080 0x20>;
			#power-domain-cells = <0>;
			label = "DISP";
		};

		pd_cam1: power-domain@105c40a0 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c40a0 0x20>;
			#power-domain-cells = <0>;
			label = "CAM1";
		};

		pd_aud: power-domain@105c40c0 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c40c0 0x20>;
			#power-domain-cells = <0>;
			label = "AUD";
		};

		pd_g2d: power-domain@105c4120 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4120 0x20>;
			#power-domain-cells = <0>;
			label = "G2D";
		};

		pd_isp: power-domain@105c4140 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4140 0x20>;
			#power-domain-cells = <0>;
			power-domains = <&pd_cam0>;
			label = "ISP";
		};

		pd_mfc: power-domain@105c4180 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c4180 0x20>;
			#power-domain-cells = <0>;
			label = "MFC";
		};

		pd_hevc: power-domain@105c41c0 {
			compatible = "samsung,exynos5433-pd";
			reg = <0x105c41c0 0x20>;
			#power-domain-cells = <0>;
			label = "HEVC";
		};

		tmu_atlas0: tmu@10060000 {
			compatible = "samsung,exynos5433-tmu";
			reg = <0x10060000 0x200>;
			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peris CLK_PCLK_TMU0_APBIF>,
				<&cmu_peris CLK_SCLK_TMU0>;
			clock-names = "tmu_apbif", "tmu_sclk";
			#include "exynos5433-tmu-sensor-conf.dtsi"
			status = "disabled";
		};

		tmu_atlas1: tmu@10068000 {
			compatible = "samsung,exynos5433-tmu";
			reg = <0x10068000 0x200>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peris CLK_PCLK_TMU0_APBIF>,
				<&cmu_peris CLK_SCLK_TMU0>;
			clock-names = "tmu_apbif", "tmu_sclk";
			#include "exynos5433-tmu-sensor-conf.dtsi"
			status = "disabled";
		};

		tmu_g3d: tmu@10070000 {
			compatible = "samsung,exynos5433-tmu";
			reg = <0x10070000 0x200>;
			interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peris CLK_PCLK_TMU1_APBIF>,
				<&cmu_peris CLK_SCLK_TMU1>;
			clock-names = "tmu_apbif", "tmu_sclk";
			#include "exynos5433-tmu-g3d-sensor-conf.dtsi"
			status = "disabled";
		};

		tmu_apollo: tmu@10078000 {
			compatible = "samsung,exynos5433-tmu";
			reg = <0x10078000 0x200>;
			interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peris CLK_PCLK_TMU1_APBIF>,
				<&cmu_peris CLK_SCLK_TMU1>;
			clock-names = "tmu_apbif", "tmu_sclk";
			#include "exynos5433-tmu-sensor-conf.dtsi"
			status = "disabled";
		};

		tmu_isp: tmu@1007c000 {
			compatible = "samsung,exynos5433-tmu";
			reg = <0x1007c000 0x200>;
			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peris CLK_PCLK_TMU1_APBIF>,
				<&cmu_peris CLK_SCLK_TMU1>;
			clock-names = "tmu_apbif", "tmu_sclk";
			#include "exynos5433-tmu-sensor-conf.dtsi"
			status = "disabled";
		};

		mct@101c0000 {
			compatible = "samsung,exynos4210-mct";
			reg = <0x101c0000 0x800>;
			interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&xxti>, <&cmu_peris CLK_PCLK_MCT>;
			clock-names = "fin_pll", "mct";
		};

		ppmu_d0_cpu: ppmu@10480000 {
			compatible = "samsung,exynos-ppmu-v2";
			reg = <0x10480000 0x2000>;
			status = "disabled";
		};

		ppmu_d0_general: ppmu@10490000 {
			compatible = "samsung,exynos-ppmu-v2";
			reg = <0x10490000 0x2000>;
			status = "disabled";
		};

		ppmu_d1_cpu: ppmu@104b0000 {
			compatible = "samsung,exynos-ppmu-v2";
			reg = <0x104b0000 0x2000>;
			status = "disabled";
		};

		ppmu_d1_general: ppmu@104c0000 {
			compatible = "samsung,exynos-ppmu-v2";
			reg = <0x104c0000 0x2000>;
			status = "disabled";
		};

		pinctrl_alive: pinctrl@10580000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x10580000 0x1a20>, <0x11090000 0x100>;

			wakeup-interrupt-controller {
				compatible = "samsung,exynos7-wakeup-eint";
				interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		pinctrl_aud: pinctrl@114b0000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x114b0000 0x1000>;
			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
			power-domains = <&pd_aud>;
		};

		pinctrl_cpif: pinctrl@10fe0000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x10fe0000 0x1000>;
			interrupts = <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
		};

		pinctrl_ese: pinctrl@14ca0000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x14ca0000 0x1000>;
			interrupts = <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH>;
		};

		pinctrl_finger: pinctrl@14cb0000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x14cb0000 0x1000>;
			interrupts = <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>;
		};

		pinctrl_fsys: pinctrl@15690000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x15690000 0x1000>;
			interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
		};

		pinctrl_imem: pinctrl@11090000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x11090000 0x1000>;
			interrupts = <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>;
		};

		pinctrl_nfc: pinctrl@14cd0000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x14cd0000 0x1000>;
			interrupts = <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH>;
		};

		pinctrl_peric: pinctrl@14cc0000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x14cc0000 0x1100>;
			interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>;
		};

		pinctrl_touch: pinctrl@14ce0000 {
			compatible = "samsung,exynos5433-pinctrl";
			reg = <0x14ce0000 0x1100>;
			interrupts = <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH>;
		};

		pmu_system_controller: system-controller@105c0000 {
			compatible = "samsung,exynos5433-pmu", "syscon";
			reg = <0x105c0000 0x5008>;
			#clock-cells = <1>;
			clock-names = "clkout16";
			clocks = <&xxti>;
		};

		gic: interrupt-controller@11001000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			interrupt-controller;
			reg = <0x11001000 0x1000>,
				<0x11002000 0x2000>,
				<0x11004000 0x2000>,
				<0x11006000 0x2000>;
			interrupts = <GIC_PPI 9 0xf04>;
		};

		mipi_phy: video-phy {
			compatible = "samsung,exynos5433-mipi-video-phy";
			#phy-cells = <1>;
			samsung,pmu-syscon = <&pmu_system_controller>;
			samsung,cam0-sysreg = <&syscon_cam0>;
			samsung,cam1-sysreg = <&syscon_cam1>;
			samsung,disp-sysreg = <&syscon_disp>;
		};

		decon: decon@13800000 {
			compatible = "samsung,exynos5433-decon";
			reg = <0x13800000 0x2104>;
			clocks = <&cmu_disp CLK_PCLK_DECON>,
				<&cmu_disp CLK_ACLK_DECON>,
				<&cmu_disp CLK_ACLK_SMMU_DECON0X>,
				<&cmu_disp CLK_ACLK_XIU_DECON0X>,
				<&cmu_disp CLK_PCLK_SMMU_DECON0X>,
				<&cmu_disp CLK_SCLK_DECON_VCLK>,
				<&cmu_disp CLK_SCLK_DECON_ECLK>;
			clock-names = "pclk", "aclk_decon", "aclk_smmu_decon0x",
				"aclk_xiu_decon0x", "pclk_smmu_decon0x",
				"sclk_decon_vclk", "sclk_decon_eclk";
			power-domains = <&pd_disp>;
			interrupt-names = "fifo", "vsync", "lcd_sys";
			interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>;
			samsung,disp-sysreg = <&syscon_disp>;
			status = "disabled";
			iommus = <&sysmmu_decon0x>, <&sysmmu_decon1x>;
			iommu-names = "m0", "m1";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					decon_to_mic: endpoint {
						remote-endpoint =
							<&mic_to_decon>;
					};
				};
			};
		};

		decon_tv: decon@13880000 {
			compatible = "samsung,exynos5433-decon-tv";
			reg = <0x13880000 0x20b8>;
			clocks = <&cmu_disp CLK_PCLK_DECON_TV>,
				 <&cmu_disp CLK_ACLK_DECON_TV>,
				 <&cmu_disp CLK_ACLK_SMMU_TV0X>,
				 <&cmu_disp CLK_ACLK_XIU_TV0X>,
				 <&cmu_disp CLK_PCLK_SMMU_TV0X>,
				 <&cmu_disp CLK_SCLK_DECON_TV_VCLK>,
				 <&cmu_disp CLK_SCLK_DECON_TV_ECLK>;
			clock-names = "pclk", "aclk_decon", "aclk_smmu_decon0x",
				      "aclk_xiu_decon0x", "pclk_smmu_decon0x",
				      "sclk_decon_vclk", "sclk_decon_eclk";
			samsung,disp-sysreg = <&syscon_disp>;
			power-domains = <&pd_disp>;
			interrupt-names = "fifo", "vsync", "lcd_sys";
			interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
			iommus = <&sysmmu_tv0x>, <&sysmmu_tv1x>;
			iommu-names = "m0", "m1";
		};

		dsi: dsi@13900000 {
			compatible = "samsung,exynos5433-mipi-dsi";
			reg = <0x13900000 0xC0>;
			interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>;
			phys = <&mipi_phy 1>;
			phy-names = "dsim";
			clocks = <&cmu_disp CLK_PCLK_DSIM0>,
				<&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8>,
				<&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0>,
				<&cmu_disp CLK_SCLK_RGB_VCLK_TO_DSIM0>,
				<&cmu_disp CLK_SCLK_DSIM0>;
			clock-names = "bus_clk",
					"phyclk_mipidphy0_bitclkdiv8",
					"phyclk_mipidphy0_rxclkesc0",
					"sclk_rgb_vclk_to_dsim0",
					"sclk_mipi";
			power-domains = <&pd_disp>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dsi_to_mic: endpoint {
						remote-endpoint = <&mic_to_dsi>;
					};
				};
			};
		};

		mic: mic@13930000 {
			compatible = "samsung,exynos5433-mic";
			reg = <0x13930000 0x48>;
			clocks = <&cmu_disp CLK_PCLK_MIC0>,
				<&cmu_disp CLK_SCLK_RGB_VCLK_TO_MIC0>;
			clock-names = "pclk_mic0", "sclk_rgb_vclk_to_mic0";
			power-domains = <&pd_disp>;
			samsung,disp-syscon = <&syscon_disp>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					mic_to_decon: endpoint {
						remote-endpoint =
							<&decon_to_mic>;
					};
				};

				port@1 {
					reg = <1>;
					mic_to_dsi: endpoint {
						remote-endpoint = <&dsi_to_mic>;
					};
				};
			};
		};

		hdmi: hdmi@13970000 {
			compatible = "samsung,exynos5433-hdmi";
			reg = <0x13970000 0x70000>;
			interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_disp CLK_PCLK_HDMI>,
				<&cmu_disp CLK_PCLK_HDMIPHY>,
				<&cmu_disp CLK_PHYCLK_HDMIPHY_TMDS_CLKO>,
				<&cmu_disp CLK_PHYCLK_HDMI_PIXEL>,
				<&cmu_disp CLK_PHYCLK_HDMIPHY_TMDS_CLKO_PHY>,
				<&cmu_disp CLK_MOUT_PHYCLK_HDMIPHY_TMDS_CLKO_USER>,
				<&cmu_disp CLK_PHYCLK_HDMIPHY_PIXEL_CLKO_PHY>,
				<&cmu_disp CLK_MOUT_PHYCLK_HDMIPHY_PIXEL_CLKO_USER>,
				<&xxti>, <&cmu_disp CLK_SCLK_HDMI_SPDIF>;
			clock-names = "hdmi_pclk", "hdmi_i_pclk",
				"i_tmds_clk", "i_pixel_clk",
				"tmds_clko", "tmds_clko_user",
				"pixel_clko", "pixel_clko_user",
				"oscclk", "i_spdif_clk";
			phy = <&hdmiphy>;
			ddc = <&hsi2c_11>;
			samsung,syscon-phandle = <&pmu_system_controller>;
			samsung,sysreg-phandle = <&syscon_disp>;
			#sound-dai-cells = <0>;
			status = "disabled";
		};

		hdmiphy: hdmiphy@13af0000 {
			reg = <0x13af0000 0x80>;
		};

		syscon_disp: syscon@13b80000 {
			compatible = "syscon";
			reg = <0x13b80000 0x1010>;
		};

		syscon_cam0: syscon@120f0000 {
			compatible = "syscon";
			reg = <0x120f0000 0x1020>;
		};

		syscon_cam1: syscon@145f0000 {
			compatible = "syscon";
			reg = <0x145f0000 0x1038>;
		};

		gsc_0: video-scaler@13c00000 {
			compatible = "samsung,exynos5433-gsc";
			reg = <0x13c00000 0x1000>;
			interrupts = <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk", "aclk_xiu",
				      "aclk_gsclbend";
			clocks = <&cmu_gscl CLK_PCLK_GSCL0>,
				 <&cmu_gscl CLK_ACLK_GSCL0>,
				 <&cmu_gscl CLK_ACLK_XIU_GSCLX>,
				 <&cmu_gscl CLK_ACLK_GSCLBEND_333>;
			iommus = <&sysmmu_gscl0>;
			power-domains = <&pd_gscl>;
		};

		gsc_1: video-scaler@13c10000 {
			compatible = "samsung,exynos5433-gsc";
			reg = <0x13c10000 0x1000>;
			interrupts = <GIC_SPI 298 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk", "aclk_xiu",
				      "aclk_gsclbend";
			clocks = <&cmu_gscl CLK_PCLK_GSCL1>,
				 <&cmu_gscl CLK_ACLK_GSCL1>,
				 <&cmu_gscl CLK_ACLK_XIU_GSCLX>,
				 <&cmu_gscl CLK_ACLK_GSCLBEND_333>;
			iommus = <&sysmmu_gscl1>;
			power-domains = <&pd_gscl>;
		};

		gsc_2: video-scaler@13c20000 {
			compatible = "samsung,exynos5433-gsc";
			reg = <0x13c20000 0x1000>;
			interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk", "aclk_xiu",
				      "aclk_gsclbend";
			clocks = <&cmu_gscl CLK_PCLK_GSCL2>,
				 <&cmu_gscl CLK_ACLK_GSCL2>,
				 <&cmu_gscl CLK_ACLK_XIU_GSCLX>,
				 <&cmu_gscl CLK_ACLK_GSCLBEND_333>;
			iommus = <&sysmmu_gscl2>;
			power-domains = <&pd_gscl>;
		};

		jpeg: codec@15020000 {
			compatible = "samsung,exynos5433-jpeg";
			reg = <0x15020000 0x10000>;
			interrupts = <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk", "aclk_xiu", "sclk";
			clocks = <&cmu_mscl CLK_PCLK_JPEG>,
				 <&cmu_mscl CLK_ACLK_JPEG>,
				 <&cmu_mscl CLK_ACLK_XIU_MSCLX>,
				 <&cmu_mscl CLK_SCLK_JPEG>;
			iommus = <&sysmmu_jpeg>;
			power-domains = <&pd_mscl>;
		};

		mfc: codec@152e0000 {
			compatible = "samsung,exynos5433-mfc";
			reg = <0x152E0000 0x10000>;
			interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk", "aclk_xiu";
			clocks = <&cmu_mfc CLK_PCLK_MFC>,
				 <&cmu_mfc CLK_ACLK_MFC>,
				 <&cmu_mfc CLK_ACLK_XIU_MFCX>;
			iommus = <&sysmmu_mfc_0>, <&sysmmu_mfc_1>;
			iommu-names = "left", "right";
			power-domains = <&pd_mfc>;
		};

		sysmmu_decon0x: sysmmu@13a00000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13a00000 0x1000>;
			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk";
			clocks = <&cmu_disp CLK_PCLK_SMMU_DECON0X>,
				<&cmu_disp CLK_ACLK_SMMU_DECON0X>;
			power-domains = <&pd_disp>;
			#iommu-cells = <0>;
		};

		sysmmu_decon1x: sysmmu@13a10000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13a10000 0x1000>;
			interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk";
			clocks = <&cmu_disp CLK_PCLK_SMMU_DECON1X>,
				<&cmu_disp CLK_ACLK_SMMU_DECON1X>;
			#iommu-cells = <0>;
			power-domains = <&pd_disp>;
		};

		sysmmu_tv0x: sysmmu@13a20000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13a20000 0x1000>;
			interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk";
			clocks = <&cmu_disp CLK_PCLK_SMMU_TV0X>,
				<&cmu_disp CLK_ACLK_SMMU_TV0X>;
			#iommu-cells = <0>;
			power-domains = <&pd_disp>;
		};

		sysmmu_tv1x: sysmmu@13a30000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13a30000 0x1000>;
			interrupts = <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk";
			clocks = <&cmu_disp CLK_PCLK_SMMU_TV1X>,
				<&cmu_disp CLK_ACLK_SMMU_TV1X>;
			#iommu-cells = <0>;
			power-domains = <&pd_disp>;
		};

		sysmmu_gscl0: sysmmu@13c80000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13C80000 0x1000>;
			interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "aclk", "pclk";
			clocks = <&cmu_gscl CLK_ACLK_SMMU_GSCL0>,
				 <&cmu_gscl CLK_PCLK_SMMU_GSCL0>;
			#iommu-cells = <0>;
			power-domains = <&pd_gscl>;
		};

		sysmmu_gscl1: sysmmu@13c90000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13C90000 0x1000>;
			interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "aclk", "pclk";
			clocks = <&cmu_gscl CLK_ACLK_SMMU_GSCL1>,
				 <&cmu_gscl CLK_PCLK_SMMU_GSCL1>;
			#iommu-cells = <0>;
			power-domains = <&pd_gscl>;
		};

		sysmmu_gscl2: sysmmu@13ca0000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x13CA0000 0x1000>;
			interrupts = <GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "aclk", "pclk";
			clocks = <&cmu_gscl CLK_ACLK_SMMU_GSCL2>,
				 <&cmu_gscl CLK_PCLK_SMMU_GSCL2>;
			#iommu-cells = <0>;
			power-domains = <&pd_gscl>;
		};

		sysmmu_jpeg: sysmmu@15060000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x15060000 0x1000>;
			interrupts = <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk";
			clocks = <&cmu_mscl CLK_PCLK_SMMU_JPEG>,
				 <&cmu_mscl CLK_ACLK_SMMU_JPEG>;
			#iommu-cells = <0>;
			power-domains = <&pd_mscl>;
		};

		sysmmu_mfc_0: sysmmu@15200000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x15200000 0x1000>;
			interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk";
			clocks = <&cmu_mfc CLK_PCLK_SMMU_MFC_0>,
				 <&cmu_mfc CLK_ACLK_SMMU_MFC_0>;
			#iommu-cells = <0>;
			power-domains = <&pd_mfc>;
		};

		sysmmu_mfc_1: sysmmu@15210000 {
			compatible = "samsung,exynos-sysmmu";
			reg = <0x15210000 0x1000>;
			interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "pclk", "aclk";
			clocks = <&cmu_mfc CLK_PCLK_SMMU_MFC_1>,
				 <&cmu_mfc CLK_ACLK_SMMU_MFC_1>;
			#iommu-cells = <0>;
			power-domains = <&pd_mfc>;
		};

		serial_0: serial@14c10000 {
			compatible = "samsung,exynos5433-uart";
			reg = <0x14c10000 0x100>;
			interrupts = <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peric CLK_PCLK_UART0>,
				<&cmu_peric CLK_SCLK_UART0>;
			clock-names = "uart", "clk_uart_baud0";
			pinctrl-names = "default";
			pinctrl-0 = <&uart0_bus>;
			status = "disabled";
		};

		serial_1: serial@14c20000 {
			compatible = "samsung,exynos5433-uart";
			reg = <0x14c20000 0x100>;
			interrupts = <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peric CLK_PCLK_UART1>,
				<&cmu_peric CLK_SCLK_UART1>;
			clock-names = "uart", "clk_uart_baud0";
			pinctrl-names = "default";
			pinctrl-0 = <&uart1_bus>;
			status = "disabled";
		};

		serial_2: serial@14c30000 {
			compatible = "samsung,exynos5433-uart";
			reg = <0x14c30000 0x100>;
			interrupts = <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peric CLK_PCLK_UART2>,
				<&cmu_peric CLK_SCLK_UART2>;
			clock-names = "uart", "clk_uart_baud0";
			pinctrl-names = "default";
			pinctrl-0 = <&uart2_bus>;
			status = "disabled";
		};

		spi_0: spi@14d20000 {
			compatible = "samsung,exynos5433-spi";
			reg = <0x14d20000 0x100>;
			interrupts = <GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&pdma0 9>, <&pdma0 8>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&cmu_peric CLK_PCLK_SPI0>,
				<&cmu_peric CLK_SCLK_SPI0>,
				<&cmu_peric CLK_SCLK_IOCLK_SPI0>;
			clock-names = "spi", "spi_busclk0", "spi_ioclk";
			samsung,spi-src-clk = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi0_bus>;
			num-cs = <1>;
			status = "disabled";
		};

		spi_1: spi@14d30000 {
			compatible = "samsung,exynos5433-spi";
			reg = <0x14d30000 0x100>;
			interrupts = <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&pdma0 11>, <&pdma0 10>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&cmu_peric CLK_PCLK_SPI1>,
				<&cmu_peric CLK_SCLK_SPI1>,
				<&cmu_peric CLK_SCLK_IOCLK_SPI1>;
			clock-names = "spi", "spi_busclk0", "spi_ioclk";
			samsung,spi-src-clk = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi1_bus>;
			num-cs = <1>;
			status = "disabled";
		};

		spi_2: spi@14d40000 {
			compatible = "samsung,exynos5433-spi";
			reg = <0x14d40000 0x100>;
			interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&pdma0 13>, <&pdma0 12>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&cmu_peric CLK_PCLK_SPI2>,
				<&cmu_peric CLK_SCLK_SPI2>,
				<&cmu_peric CLK_SCLK_IOCLK_SPI2>;
			clock-names = "spi", "spi_busclk0", "spi_ioclk";
			samsung,spi-src-clk = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi2_bus>;
			num-cs = <1>;
			status = "disabled";
		};

		spi_3: spi@14d50000 {
			compatible = "samsung,exynos5433-spi";
			reg = <0x14d50000 0x100>;
			interrupts = <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&pdma0 23>, <&pdma0 22>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&cmu_peric CLK_PCLK_SPI3>,
				<&cmu_peric CLK_SCLK_SPI3>,
				<&cmu_peric CLK_SCLK_IOCLK_SPI3>;
			clock-names = "spi", "spi_busclk0", "spi_ioclk";
			samsung,spi-src-clk = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi3_bus>;
			num-cs = <1>;
			status = "disabled";
		};

		spi_4: spi@14d00000 {
			compatible = "samsung,exynos5433-spi";
			reg = <0x14d00000 0x100>;
			interrupts = <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&pdma0 25>, <&pdma0 24>;
			dma-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&cmu_peric CLK_PCLK_SPI4>,
				<&cmu_peric CLK_SCLK_SPI4>,
				<&cmu_peric CLK_SCLK_IOCLK_SPI4>;
			clock-names = "spi", "spi_busclk0", "spi_ioclk";
			samsung,spi-src-clk = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi4_bus>;
			num-cs = <1>;
			status = "disabled";
		};

		adc: adc@14d10000 {
			compatible = "samsung,exynos7-adc";
			reg = <0x14d10000 0x100>;
			interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "adc";
			clocks = <&cmu_peric CLK_PCLK_ADCIF>;
			#io-channel-cells = <1>;
			io-channel-ranges;
			status = "disabled";
		};

		i2s1: i2s@14d60000 {
			compatible = "samsung,exynos7-i2s";
			reg = <0x14d60000 0x100>;
			dmas = <&pdma0 31 &pdma0 30>;
			dma-names = "tx", "rx";
			interrupts = <GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cmu_peric CLK_PCLK_I2S1>,
				 <&cmu_peric CLK_PCLK_I2S1>,
				 <&cmu_peric CLK_SCLK_I2S1>;
			clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
			#clock-cells = <1>;
			samsung,supports-6ch;
			samsung,supports-rstclr;
			samsung,supports-tdm;
			samsung,supports-low-rfs;
			#sound-dai-cells = <1>;
			status = "disabled";
		};

		pwm: pwm@14dd0000 {
			compatible = "samsung,exynos4210-pwm";
			reg = <0x14dd0000 0x100>;
			interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>;
			samsung,pwm-outputs = <0>, <1>, <2>, <3>;
			clocks = <&cmu_peric CLK_PCLK_PWM>;
			clock-names = "timers";
			#pwm-cells = <3>;
			status = "disabled";
		};

		hsi2c_0: hsi2c@14e40000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14e40000 0x1000>;
			interrupts = <GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c0_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C0>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_1: hsi2c@14e50000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14e50000 0x1000>;
			interrupts = <GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c1_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C1>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_2: hsi2c@14e60000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14e60000 0x1000>;
			interrupts = <GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c2_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C2>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_3: hsi2c@14e70000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14e70000 0x1000>;
			interrupts = <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c3_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C3>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_4: hsi2c@14ec0000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14ec0000 0x1000>;
			interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c4_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C4>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_5: hsi2c@14ed0000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14ed0000 0x1000>;
			interrupts = <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c5_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C5>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_6: hsi2c@14ee0000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14ee0000 0x1000>;
			interrupts = <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c6_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C6>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_7: hsi2c@14ef0000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14ef0000 0x1000>;
			interrupts = <GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c7_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C7>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_8: hsi2c@14d90000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14d90000 0x1000>;
			interrupts = <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c8_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C8>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_9: hsi2c@14da0000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14da0000 0x1000>;
			interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c9_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C9>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_10: hsi2c@14de0000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14de0000 0x1000>;
			interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c10_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C10>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		hsi2c_11: hsi2c@14df0000 {
			compatible = "samsung,exynos7-hsi2c";
			reg = <0x14df0000 0x1000>;
			interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&hs_i2c11_bus>;
			clocks = <&cmu_peric CLK_PCLK_HSI2C11>;
			clock-names = "hsi2c";
			status = "disabled";
		};

		usbdrd30: usbdrd {
			compatible = "samsung,exynos5250-dwusb3";
			clocks = <&cmu_fsys CLK_ACLK_USBDRD30>,
				<&cmu_fsys CLK_SCLK_USBDRD30>;
			clock-names = "usbdrd30", "usbdrd30_susp_clk";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			status = "disabled";

			usbdrd_dwc3: dwc3@15400000 {
				compatible = "snps,dwc3";
				reg = <0x15400000 0x10000>;
				interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
				phys = <&usbdrd30_phy 0>, <&usbdrd30_phy 1>;
				phy-names = "usb2-phy", "usb3-phy";
			};
		};

		usbdrd30_phy: phy@15500000 {
			compatible = "samsung,exynos5433-usbdrd-phy";
			reg = <0x15500000 0x100>;
			clocks = <&cmu_fsys CLK_ACLK_USBDRD30>, <&xxti>,
				<&cmu_fsys CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK>,
				<&cmu_fsys CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK>,
				<&cmu_fsys CLK_SCLK_USBDRD30>;
			clock-names = "phy", "ref", "phy_utmi", "phy_pipe",
					"itp";
			#phy-cells = <1>;
			samsung,pmu-syscon = <&pmu_system_controller>;
			status = "disabled";
		};

		usbhost30_phy: phy@15580000 {
			compatible = "samsung,exynos5433-usbdrd-phy";
			reg = <0x15580000 0x100>;
			clocks = <&cmu_fsys CLK_ACLK_USBHOST30>, <&xxti>,
				<&cmu_fsys CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK>,
				<&cmu_fsys CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK>,
				<&cmu_fsys CLK_SCLK_USBHOST30>;
			clock-names = "phy", "ref", "phy_utmi", "phy_pipe",
					"itp";
			#phy-cells = <1>;
			samsung,pmu-syscon = <&pmu_system_controller>;
			status = "disabled";
		};

		usbhost30: usbhost {
			compatible = "samsung,exynos5250-dwusb3";
			clocks = <&cmu_fsys CLK_ACLK_USBHOST30>,
				<&cmu_fsys CLK_SCLK_USBHOST30>;
			clock-names = "usbdrd30", "usbdrd30_susp_clk";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			status = "disabled";

			usbhost_dwc3: dwc3@15a00000 {
				compatible = "snps,dwc3";
				reg = <0x15a00000 0x10000>;
				interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>;
				phys = <&usbhost30_phy 0>, <&usbhost30_phy 1>;
				phy-names = "usb2-phy", "usb3-phy";
			};
		};

		mshc_0: mshc@15540000 {
			compatible = "samsung,exynos7-dw-mshc-smu";
			interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x15540000 0x2000>;
			clocks = <&cmu_fsys CLK_ACLK_MMC0>,
				<&cmu_fsys CLK_SCLK_MMC0>;
			clock-names = "biu", "ciu";
			fifo-depth = <0x40>;
			status = "disabled";
		};

		mshc_1: mshc@15550000 {
			compatible = "samsung,exynos7-dw-mshc-smu";
			interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x15550000 0x2000>;
			clocks = <&cmu_fsys CLK_ACLK_MMC1>,
				<&cmu_fsys CLK_SCLK_MMC1>;
			clock-names = "biu", "ciu";
			fifo-depth = <0x40>;
			status = "disabled";
		};

		mshc_2: mshc@15560000 {
			compatible = "samsung,exynos7-dw-mshc-smu";
			interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x15560000 0x2000>;
			clocks = <&cmu_fsys CLK_ACLK_MMC2>,
				<&cmu_fsys CLK_SCLK_MMC2>;
			clock-names = "biu", "ciu";
			fifo-depth = <0x40>;
			status = "disabled";
		};

		amba {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			pdma0: pdma@15610000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x15610000 0x1000>;
				interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&cmu_fsys CLK_PDMA0>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <8>;
				#dma-requests = <32>;
			};

			pdma1: pdma@15600000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x15600000 0x1000>;
				interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&cmu_fsys CLK_PDMA1>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <8>;
				#dma-requests = <32>;
			};
		};

		audio-subsystem@11400000 {
			compatible = "samsung,exynos5433-lpass";
			reg = <0x11400000 0x100>, <0x11500000 0x08>;
			clocks = <&cmu_aud CLK_PCLK_SFR0_CTRL>;
			clock-names = "sfr0_ctrl";
			samsung,pmu-syscon = <&pmu_system_controller>;
			power-domains = <&pd_aud>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			adma: adma@11420000 {
				compatible = "arm,pl330", "arm,primecell";
				reg = <0x11420000 0x1000>;
				interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&cmu_aud CLK_ACLK_DMAC>;
				clock-names = "apb_pclk";
				#dma-cells = <1>;
				#dma-channels = <8>;
				#dma-requests = <32>;
				power-domains = <&pd_aud>;
			};

			i2s0: i2s@11440000 {
				compatible = "samsung,exynos7-i2s";
				reg = <0x11440000 0x100>;
				dmas = <&adma 0 &adma 2>;
				dma-names = "tx", "rx";
				interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
				#address-cells = <1>;
				#size-cells = <0>;
				clocks = <&cmu_aud CLK_PCLK_AUD_I2S>,
					<&cmu_aud CLK_SCLK_AUD_I2S>,
					<&cmu_aud CLK_SCLK_I2S_BCLK>;
				clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
				#clock-cells = <1>;
				pinctrl-names = "default";
				pinctrl-0 = <&i2s0_bus>;
				power-domains = <&pd_aud>;
				#sound-dai-cells = <1>;
				status = "disabled";
			};

			serial_3: serial@11460000 {
				compatible = "samsung,exynos5433-uart";
				reg = <0x11460000 0x100>;
				interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&cmu_aud CLK_PCLK_AUD_UART>,
					<&cmu_aud CLK_SCLK_AUD_UART>;
				clock-names = "uart", "clk_uart_baud0";
				pinctrl-names = "default";
				pinctrl-0 = <&uart_aud_bus>;
				power-domains = <&pd_aud>;
				status = "disabled";
			};
		};
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13
				(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
			<GIC_PPI 14
				(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
			<GIC_PPI 11
				(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
			<GIC_PPI 10
				(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;
	};
};

#include "exynos5433-bus.dtsi"
#include "exynos5433-pinctrl.dtsi"
#include "exynos5433-tmu.dtsi"