summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/arm/altera/socfpga-sdram-edac.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/arm/altera/socfpga-sdram-edac.txt')
-rw-r--r--dts/Bindings/arm/altera/socfpga-sdram-edac.txt2
1 files changed, 1 insertions, 1 deletions
diff --git a/dts/Bindings/arm/altera/socfpga-sdram-edac.txt b/dts/Bindings/arm/altera/socfpga-sdram-edac.txt
index d0ce01da5c..f5ad0ff69f 100644
--- a/dts/Bindings/arm/altera/socfpga-sdram-edac.txt
+++ b/dts/Bindings/arm/altera/socfpga-sdram-edac.txt
@@ -2,7 +2,7 @@ Altera SOCFPGA SDRAM Error Detection & Correction [EDAC]
The EDAC accesses a range of registers in the SDRAM controller.
Required properties:
-- compatible : should contain "altr,sdram-edac";
+- compatible : should contain "altr,sdram-edac" or "altr,sdram-edac-a10"
- altr,sdr-syscon : phandle of the sdr module
- interrupts : Should contain the SDRAM ECC IRQ in the
appropriate format for the IRQ controller.