summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/memory-controllers/nvidia,tegra20-mc.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/memory-controllers/nvidia,tegra20-mc.txt')
-rw-r--r--dts/Bindings/memory-controllers/nvidia,tegra20-mc.txt26
1 files changed, 26 insertions, 0 deletions
diff --git a/dts/Bindings/memory-controllers/nvidia,tegra20-mc.txt b/dts/Bindings/memory-controllers/nvidia,tegra20-mc.txt
new file mode 100644
index 0000000..7d60a50
--- /dev/null
+++ b/dts/Bindings/memory-controllers/nvidia,tegra20-mc.txt
@@ -0,0 +1,26 @@
+NVIDIA Tegra20 MC(Memory Controller)
+
+Required properties:
+- compatible : "nvidia,tegra20-mc"
+- reg : Should contain 2 register ranges(address and length); see the
+ example below. Note that the MC registers are interleaved with the
+ GART registers, and hence must be represented as multiple ranges.
+- interrupts : Should contain MC General interrupt.
+- #reset-cells : Should be 1. This cell represents memory client module ID.
+ The assignments may be found in header file <dt-bindings/memory/tegra20-mc.h>
+ or in the TRM documentation.
+
+Example:
+ mc: memory-controller@7000f000 {
+ compatible = "nvidia,tegra20-mc";
+ reg = <0x7000f000 0x024
+ 0x7000f03c 0x3c4>;
+ interrupts = <0 77 0x04>;
+ #reset-cells = <1>;
+ };
+
+ video-codec@6001a000 {
+ compatible = "nvidia,tegra20-vde";
+ ...
+ resets = <&mc TEGRA20_MC_RESET_VDE>;
+ };