summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* of: propagate errors inside barebox_register_{of, fdt} into initcallsAhmad Fatoum2021-06-021-2/+3
* RISC-V: add Linux kernel boot supportAhmad Fatoum2021-05-172-0/+52
* RISC-V: asm: barebox-riscv-head: use load-offset of 0Ahmad Fatoum2021-05-171-1/+1
* RISC-V: sifive: add HiFive board supportAhmad Fatoum2021-05-179-0/+198
* RISC-V: add SBI based cpuinfoAhmad Fatoum2021-05-104-6/+135
* RISC-V: erizo: drop mach-erizo directoryAhmad Fatoum2021-05-106-29/+15
* RISC-V: erizo: restrict to RV32IAhmad Fatoum2021-05-031-1/+1
* RISC-V: support multi-image for all machinesAhmad Fatoum2021-05-037-43/+30
* RISC-V: delete unused mach-virt subdirectoryAhmad Fatoum2021-05-033-29/+0
* RISC-V: board-dt-2nd: add PBL console support for virtAhmad Fatoum2021-05-031-1/+26
* RISC-V: debug_ll: ns16550: split off debug_ll from generic partsAhmad Fatoum2021-05-032-32/+65
* RISC-V: boot: uncompress: determine piggy data bounds before relocationAhmad Fatoum2021-04-132-4/+6
* RISC-V: drop old timer handling codeAntony Pavlov2021-03-302-64/+1
* RISC-V: erizo.dtsi: set timebase-frequency = <24000000>Antony Pavlov2021-03-301-0/+2
* RISC-V: boot: move stack top to very end of memoryAhmad Fatoum2021-03-291-1/+1
* RISC-V: board-dt-2nd: ensure FDT doesn't overlap with early mem regionsAhmad Fatoum2021-03-293-6/+28
* RISC-V: cpu: request stack memory regionAhmad Fatoum2021-03-291-0/+12
* RISC-V: add Qemu virt supportRouven Czerwinski2021-03-236-1/+271
* clocksource: add driver for RISC-V and CLINT timersAhmad Fatoum2021-03-2310-1/+483
* RISC-V: add generic DT imageAhmad Fatoum2021-03-233-0/+46
* RISC-V: add 64-bit supportRouven Czerwinski2021-03-236-18/+35
* RISC-V: support symbol names in barebox imageAhmad Fatoum2021-03-231-0/+1
* RISC-V: erizo: migrate to PBLAhmad Fatoum2021-03-2312-173/+80
* RISC-V: implement PBL and relocation supportAhmad Fatoum2021-03-2318-4/+682
* RISC-V: implement PBL image headerAhmad Fatoum2021-03-232-0/+101
* RISC-V: import Linux' optimized string functionsAhmad Fatoum2021-03-236-1/+313
* RISC-V: erizo: move to arch/riscv/boards/erizoAhmad Fatoum2021-03-237-4/+8
* RISC-V: add cacheless HAS_DMA supportAhmad Fatoum2021-03-232-0/+45
* RISC-V: drop duplicate or unneeded cflagsAhmad Fatoum2021-03-231-3/+1
* RISC-V: debug_ll: ns16550: align C access size with assembly'sAhmad Fatoum2021-03-231-6/+10
* RISC-V: <asm/unaligned.h>: don't do unaligned accessesAhmad Fatoum2021-03-231-12/+4
* riscv: Implement setjmp/longjmp/initjmp for RV32ISascha Hauer2021-03-175-0/+92
* riscv: Add asm/linkage.hSascha Hauer2021-03-171-0/+12
* riscv: Add asm/asm.hSascha Hauer2021-03-171-0/+69
* Merge branch 'for-next/sandbox' into masterSascha Hauer2020-10-141-13/+1
|\
| * of: Add common device tree register functionSascha Hauer2020-10-121-13/+1
* | asm/debug_ll_ns16550.h: add divisor parameterduhuanpeng2020-09-291-2/+2
|/
* kvx,riscv: remove unused $(dtb-y) assignmentMasahiro Yamada2020-08-191-1/+0
* riscv: Makefile: make it possible to use riscv64 compilerAntony Pavlov2020-08-101-1/+4
* Merge branch 'for-next/misc'Sascha Hauer2020-06-111-40/+2
|\
| * arch: include <asm-generic/int-ll64.h> from <asm/types.h>Masahiro Yamada2020-05-181-40/+2
* | kbuild: remove obj-dtb-y, pbl-dtb-y, lwl-dtb-y syntaxMasahiro Yamada2020-05-201-2/+2
|/
* arch: remove KBUILD_SRC checks from arch MakefileMasahiro Yamada2020-05-121-4/+0
* kbuild: prefix compiler flag variables with KBUILD_Masahiro Yamada2020-04-271-7/+7
* riscv: remove meaningless LDFLAGS additionMasahiro Yamada2020-04-271-1/+0
* ppc,riscv: set something to KBUILD_DEFCONFIGMasahiro Yamada2020-04-151-0/+2
* RISC-V: unbreak built-in dtbAntony Pavlov2020-02-031-4/+0
* lds: Add and use RO_DATA_SECTION macroSascha Hauer2019-10-141-8/+4
* lds: Move start/end address variables into definesSascha Hauer2019-10-141-16/+2
* barebox.lds: Remove unnecessary bracesSascha Hauer2019-10-141-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-26 06:39:51 +0000