summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
* misc: add power sequencing driver for initializing StarFive peripheralsAhmad Fatoum2021-06-243-0/+103
* gpio: add support for StarFive GPIO controllerAhmad Fatoum2021-06-244-2/+188
* reset: add device_reset_all helperAhmad Fatoum2021-06-241-10/+68
* hw_random: add driver for RNG on StarFive SoCAhmad Fatoum2021-06-243-0/+216
* watchdog: add StarFive watchdog driverAhmad Fatoum2021-06-243-0/+114
* reset: add StarFive reset controller driverAhmad Fatoum2021-06-243-0/+241
* clk: add initial StarFive clock supportAhmad Fatoum2021-06-244-0/+431
* mci: dw_mmc: match against StarFive MMC compatiblesAhmad Fatoum2021-06-241-3/+11
* mci: dw_mmc: add optional reset lineAhmad Fatoum2021-06-241-0/+11
* mci: allocate sector_buf on demandAhmad Fatoum2021-06-241-9/+5
* mci: allocate DMA-able memoryAhmad Fatoum2021-06-241-1/+2
* net: designware: add support for IP integrated into StarFive SoCAhmad Fatoum2021-06-245-3/+124
* net: designware: fix non-1:1 mapped 64-bit systemsAhmad Fatoum2021-06-242-27/+58
* soc: sifive: l2_cache: enable maximum available cache waysAhmad Fatoum2021-06-241-0/+19
* soc: starfive: add support for JH7100 incoherent interconnectAhmad Fatoum2021-06-244-0/+58
* drivers: soc: sifive: add basic L2 cache controller driverAhmad Fatoum2021-06-244-1/+122
* nvmem: add StarFive OTP supportAhmad Fatoum2021-06-243-0/+211
* RISC-V: extend multi-image to support both S- and M-ModeAhmad Fatoum2021-06-212-3/+5
* clocksource: RISC-V: demote probe success messages to debug levelAhmad Fatoum2021-06-212-2/+2
* watchdog: dw_wdt: fix resource reservation error checkAhmad Fatoum2021-06-211-2/+3
* nvmem: regmap: fix use of uninitialized space with nvmem_regmap_registerAhmad Fatoum2021-06-211-1/+1
* Merge branch 'for-next/wdt'Sascha Hauer2021-06-161-4/+11
|\
| * watchdog: dw_wdt: denote message to debug levelSascha Hauer2021-06-111-1/+1
| * watchdog: dw_wdt: set maximum timeoutSascha Hauer2021-06-111-4/+5
| * watchdog: dw_wdt: Detect if running initiallySascha Hauer2021-06-111-0/+3
| * watchdog: dw_wdt: Write counter restart registerSascha Hauer2021-06-111-0/+3
* | Merge branch 'for-next/pinctrl'Sascha Hauer2021-06-161-24/+766
|\ \
| * | pinctrl: Rockchip: Move to core_initcall levelSascha Hauer2021-06-111-1/+1
| * | pinctrl: Rockchip: Add RK3568 supportSascha Hauer2021-06-111-7/+358
| * | pinctrl: Rockchip: implement drive strength settingSascha Hauer2021-06-111-1/+125
| * | pinctrl: Rockchip: Update from LinuxSascha Hauer2021-06-111-8/+275
| * | pinctrl: Rockchip: print resource_size_t with %paSascha Hauer2021-06-091-2/+2
| * | pinctrl: Rockchip: rename mux_offset to grf_mux_offsetSascha Hauer2021-06-091-6/+6
| |/
* | Merge branch 'for-next/overlapping-memory-banks'Sascha Hauer2021-06-162-15/+30
|\ \
| * | of: warn about of_add_memory_bank errorsAhmad Fatoum2021-06-022-8/+21
| * | of: propagate errors inside barebox_register_{of, fdt} into initcallsAhmad Fatoum2021-06-021-7/+9
| |/
* | Merge branch 'for-next/net'Sascha Hauer2021-06-166-9/+381
|\ \
| * | net: eqos: Rockchip supportSascha Hauer2021-06-093-0/+324
| * | net: designware: eqos: set mdio bus device nodeSascha Hauer2021-06-091-0/+1
| * | net: designware: eqos: reset phySascha Hauer2021-06-092-0/+35
| * | gpio: allow -gpio suffix for gpio property namesSascha Hauer2021-06-091-9/+21
| |/
* | Merge branch 'for-next/mmc'Sascha Hauer2021-06-1615-440/+1097
|\ \
| * | mci: arasan: wait for XFER_COMPLETE for busy responseMichael Tretter2021-06-161-0/+2
| * | mci: arasan: remove duplicate stop clockMichael Tretter2021-06-161-3/+0
| * | mci: arasan: fix most checkpatch warningsMichael Tretter2021-06-161-19/+27
| * | mci: mci-core: respect disable-wp propertyMichael Tretter2021-06-161-1/+3
| * | mci: dw_mmc: set dma mask to work correctly on 64bit platformsSascha Hauer2021-06-111-22/+31
| * | mci: imx-esdhc: Use common DMA helpersSascha Hauer2021-06-111-64/+24
| * | mci: Add support for Rockchip variant of the dwcmshcSascha Hauer2021-06-113-0/+385
| * | mci: sdhci: Add DMA transfer helpersSascha Hauer2021-06-116-6/+130