summaryrefslogtreecommitdiffstats
path: root/Documentation/locking
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2017-02-03 11:47:47 -0800
committerStephen Boyd <sboyd@codeaurora.org>2017-02-03 11:47:47 -0800
commit2fbae64aade89c0d223c2e9c9efa910404ee03a2 (patch)
treeb70135f940ad0bd68d168fba2d932aca03402cf9 /Documentation/locking
parenteaff16bc49882ec3e835ab8a9e0867edf48cdedc (diff)
parent64507fe38de3eb7ed60f26843e0ddf1c565a9b21 (diff)
downloadlinux-2fbae64aade89c0d223c2e9c9efa910404ee03a2.tar.gz
linux-2fbae64aade89c0d223c2e9c9efa910404ee03a2.tar.xz
Merge tag 'sunxi-clk-for-4.11' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-next
Pull Allwinner clock updates from Maxime Ripard: - Support for one new SoC, the V3s - Conversion of two old SoCs to the new framework, the old sun5i family and the A80 - A bunch of fixes * tag 'sunxi-clk-for-4.11' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux: (25 commits) ARM: dts: sun9i: Switch to new clock bindings clk: sunxi-ng: Add A80 Display Engine CCU clk: sunxi-ng: Add A80 USB CCU clk: sunxi-ng: Add A80 CCU clk: sunxi-ng: Support separately grouped PLL lock status register clk: sunxi-ng: mux: Get closest parent rate possible with CLK_SET_RATE_PARENT clk: sunxi-ng: mux: honor CLK_SET_RATE_NO_REPARENT flag clk: sunxi-ng: mux: Fix determine_rate for mux clocks with pre-dividers clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for the GPU clk: sunxi-ng: Call divider_round_rate if we only have a single parent ARM: gr8: Convert to CCU ARM: sun5i: Convert to CCU clk: sunxi-ng: Add sun5i CCU driver clk: sunxi-ng: Implement global pre-divider clk: sunxi-ng: Implement multiplier maximum clk: sunxi-ng: mult: Fix minimum in round rate clk: sunxi-ng: Implement factors offsets clk: sunxi-ng: multiplier: Add fractional support clk: sunxi-ng: add support for V3s CCU dt-bindings: add device binding for the CCU of Allwinner V3s ...
Diffstat (limited to 'Documentation/locking')
0 files changed, 0 insertions, 0 deletions