summaryrefslogtreecommitdiffstats
path: root/dts/Bindings/arm/freescale/fsl,vf610-mscm-cpucfg.txt
diff options
context:
space:
mode:
Diffstat (limited to 'dts/Bindings/arm/freescale/fsl,vf610-mscm-cpucfg.txt')
-rw-r--r--dts/Bindings/arm/freescale/fsl,vf610-mscm-cpucfg.txt14
1 files changed, 14 insertions, 0 deletions
diff --git a/dts/Bindings/arm/freescale/fsl,vf610-mscm-cpucfg.txt b/dts/Bindings/arm/freescale/fsl,vf610-mscm-cpucfg.txt
new file mode 100644
index 0000000..44aa3c4
--- /dev/null
+++ b/dts/Bindings/arm/freescale/fsl,vf610-mscm-cpucfg.txt
@@ -0,0 +1,14 @@
+Freescale Vybrid Miscellaneous System Control - CPU Configuration
+
+The MSCM IP contains multiple sub modules, this binding describes the first
+block of registers which contains CPU configuration information.
+
+Required properties:
+- compatible: "fsl,vf610-mscm-cpucfg", "syscon"
+- reg: the register range of the MSCM CPU configuration registers
+
+Example:
+ mscm_cpucfg: cpucfg@40001000 {
+ compatible = "fsl,vf610-mscm-cpucfg", "syscon";
+ reg = <0x40001000 0x800>;
+ }